

# One Clock-Cycle Response 0.5 $\mu$ m CMOS Dual-Mode $\Sigma\Delta$ DC–DC Bypass Boost Converter Stable over Wide $R_{\text{ESR}}LC$ Variations

Neeraj A. Keskar, and Gabriel A. Rincón-Mora, *Senior Member, IEEE*

**Abstract**—Power supplies in portable applications must not only conform and adapt to their highly integrated on-chip and in-package environments but also, more intrinsically, respond quickly to fast load dumps to achieve and maintain high accuracy. The frequency-compensation network, however, limits speed and regulation performance because it must cater to all combinations of filter capacitor  $C_O$ , inductor  $L$ , and  $C_O$ 's equivalent series resistance  $R_{\text{ESR}}$  resulting from tolerance and modal design targets. As such, it must compensate the worst-case condition and therefore restrain the performance of all other possible scenarios, even if the likelihood of occurrence of the latter is considerably high and the former substantially low. Sigma-delta ( $\Sigma\Delta$ ) control, which addresses this issue in buck converters by easing its compensation requirements and offering one-cycle transient response, has not been able to simultaneously achieve high bandwidth, high accuracy, and wide  $R_{\text{ESR}}LC$  compliance in boost converters. This paper presents a dual-mode  $\Sigma\Delta$  boost bypass converter, which by using a high-bandwidth bypass path only during transient load-dump events, was experimentally 1.41 to 6 times faster than the state of the art in current-mode  $\Sigma\Delta$  boost supplies, and this without any compromise in  $R_{\text{ESR}}LC$  compliance range (0-50m $\Omega$ , 1-30 $\mu$ H, and 1-350 $\mu$ F).

**Index Terms**—LC filter compliance, switching dc-dc supplies,  $\Sigma\Delta$  boost converters, load transient response.

## I. INTRODUCTION

In portable applications like cellular phones, PDAs, and the like, integrated BiCMOS and CMOS switching dc-dc supply circuits reduce cost, size, component count, and design complexity (from a user's perspective). One of the critical bottlenecks in obtaining a fully integrated solution, however, is the frequency-compensation circuit, which is designed around off-chip power LC filter devices to obtain optimal performance [1]. The fact is mode-rich state-of-the-art applications, manufacturing tolerances, and parameter drifts expose dc-dc converter integrated circuits (IC) to wide variations in output capacitance  $C_O$ , power inductance  $L$ , and  $C_O$ 's equivalent series resistance  $R_{\text{ESR}}$ , inducing considerable

changes in loop-gain and transient response, compromising feedback stability or transient response. As a result, to guarantee stability and high bandwidth with a fixed on-chip frequency-compensation circuit, the design necessarily constrains  $R_{\text{ESR}}LC$  values within a narrow target range [1]. This is especially detrimental in compact high-performance multiple input-output converters [2]-[3] where the on-chip or in-package LC filter is variable by design to dynamically accommodate the diverse loading conditions of the system.

Unlocked or asynchronous sigma-delta ( $\Sigma\Delta$ ) buck converters [4]-[8] are self-compensating and free of the speed-stability tradeoffs of most dc-dc converters because the control loop in these converters resembles current-mode control by indirectly sensing the inductor current ripple via the ripple voltage it drops across  $C_O$ 's  $R_{\text{ESR}}$ . In other words, the ESR voltage mostly sets the terminal ripple voltage of  $C_O$ , impressing the inductor ripple current information on the output voltage and achieving current-mode-like control. The resulting single-pole-like response yields higher bandwidth and more explicit control over the output ripple voltage [7].

Extending this technique and its benefits to boost converters, which are popular in portable electronics for boosting battery voltages to 3.3-5V, is not straightforward because the inductor current does not fully flow to  $C_O$ . Consequently, in realizing  $\Sigma\Delta$  control in boost converters, the feedback circuit must explicitly sense and mix inductor current with the sensed output voltage [9]. Such techniques, however, resurrect the limiting speed-stability tradeoffs  $\Sigma\Delta$  control averted in buck converters in the first place, forcing the designer to adjust current and voltage gains thereby reducing the loop bandwidth in order to accommodate large  $R_{\text{ESR}}LC$  filter values.

This paper presents a dual-mode boost  $\Sigma\Delta$  bypass controller IC that overcomes the aforementioned speed-stability compromise by introducing a high-speed bypass mode (and circuit) that engages only during transient load-dump events, achieving both high bandwidth and wide  $R_{\text{ESR}}LC$  compliance. To this end, Section II first reviews and discusses the stability requirements of  $\Sigma\Delta$  converters and their resulting transient response to fast load dumps. Section III then describes the proposed dual-mode technique and the design of its IC-prototype embodiment, followed by experimental results in

This work was supported by Texas Instruments.

N. Keskar is with Texas Instruments, Manchester, NH, and G.A. Rincón-Mora is with the School of ECE and Georgia Tech Analog, Power, and Energy IC Research Lab at the Georgia Institute of Technology, Atlanta, GA 30332, USA. (email: [nkeskar@ece.gatech.edu](mailto:nkeskar@ece.gatech.edu), [rincon-mora@ece.gatech.edu](mailto:rincon-mora@ece.gatech.edu)).



of  $f_{V,0dB}$  to ensure there is enough gain for  $i_L$  to remain a current source:

$$p_{LPF} < f_{V,0dB}|_{\min} = \frac{D_M' V_O}{2\pi L I_L}. \quad (4)$$

Ultimately, the system responds to a load dump at the speed of the voltage loop, whose bandwidth is  $f_{V,0dB}$ , allowing switch  $S_M$  to cycle multiple times before restoring  $v_O$  back to its target window. LPF pole  $p_{LPF}$  limits the extent to which  $i_L$  naturally responds to a load dump by allowing moderate-to-high frequency ac error-correcting signals through the current loop. In other words, the current loop limits (while attempting to regulate) the rising and falling rates of average  $i_L$  below  $i_L$ 's maximum possible slew-rates of  $V_{IN}/L$  and  $(v_O - V_{IN})/L$ . Because  $f_{V,0dB}$  and  $p_{LPF}$  both decrease with increasing  $L$ , with the former also decreasing with decreasing  $C_O$ , the worst-case LC combination, from the perspective of stability, occurs at the highest  $L$  and lowest  $C_O$ , the condition for which gains  $R_{IGM}R_S$  and  $g_{mv}R_S$  and pole  $p_{LPF}$  are adjusted and transient-response performance over the entire LC filter range is sacrificed.

### III. PROPOSED DUAL-MODE $\Sigma\Delta$ CONTROLLER IC

The proposed  $\Sigma\Delta$  boost controller IC in Fig. 4 overcomes the transient-response degradation associated with the worst-case LC combination by bypassing the main voltage loop (and its  $f_{V,0dB}$ ) with a fast (and lower low-frequency loop-gain) feed-forward path only during transient events. The stability requirements of the main loop set the acceptable  $R_{ESR}LC$  range for the system while the high-bandwidth bypass path allows the system to respond in one cycle at the maximum possible inductor current slew rate, the response of which is similar to  $\Sigma\Delta$  buck converters. The transient improvement is achieved on chip (i.e., without an off-chip frequency compensation circuit) and without sacrificing LC compliance.




Fig. 4. Simplified schematic of the proposed dual-mode  $\Sigma\Delta$  boost converter.

#### A. Steady-State and Bypass Operation

The basic objective of the bypass mode is to override nominal equivalent average inductor current reference  $I_{L(nom)}$  ( $V_{L,REF}/R_1$ ) to a higher value almost instantly only during load dumps and allow the bypass voltage loop to control and limit how much of the extra current in  $L$  flows to  $v_O$ . Initially,

during steady-state conditions, the bypass circuit is inactive and load current  $i_O$  and  $S_M$ 's average off duty cycle  $D_M'$  (i.e., one minus  $S_M$ 's average on duty cycle  $D_M$ ) set the nominal average inductor current  $I_{L(nom)}$  required to support a given  $i_O$ , which is higher than  $i_O$  because  $S_M$  steers a portion of  $i_L$  away from  $v_O$  to ground according to  $D_M$ :

$$I_{L(nom)} = \frac{I_O}{D_M'} = \frac{I_O}{1-D_M}. \quad (5)$$

In the bypass mode, however, independent loops regulate  $i_L$  to a value higher than  $I_{L(nom)}$  and sensed output voltage  $v_S$  to  $V_{REF}$ , as depicted in the equivalent circuit of Fig. 5.




Fig. 5. Equivalent circuit of the proposed  $\Sigma\Delta$  converter in the bypass mode.

The current loop, which modulates switching frequency  $f_{SW}$  and  $S_M$ 's duty cycle  $d_M$ , has higher bandwidth and appears as a current source for frequencies of interest to the lower bandwidth bypass voltage loop controlling auxiliary switch  $S_A$ . In the bypass mode, inductor current  $i_L$  is regulated at a value  $I_{PK}$  or  $V_{PK}/R_1$  that is greater than  $I_{L(nom)}$  (i.e.,  $I_L$  required to support  $I_O$ ). This means, unless otherwise limited, average diode current  $I_D$  is now higher than  $I_O$ , as a result of which  $C_O$  recharges quickly. Once  $v_O$  is back within the hysteric window limit of bypass comparator  $CP_B$  and about to surpass its upper boundary,  $CP_B$  and  $S_A$  divert excess current away from  $D$  through  $S_A$  until  $i_O$  again discharges  $v_O$  to  $CP_B$ 's lower window limit. The switching cycle repeats as average inductor current  $I_L$  gradually drops back to  $I_{L(nom)}$ , at which point the bypass loop stops switching and  $S_A$  remains open. Note as long as  $I_L$  exceeds  $I_{L(nom)}$ , the bypass voltage loop, by independently regulating  $v_O$  with higher loop gain than the current loop, ensures the voltage inputs of summing comparator  $CP_S$  are virtually short-circuited (i.e.,  $v_S \approx V_{REF}$ ), as shown in Fig. 6, allowing  $CP_S$  to regulate  $i_L$  exclusively.




Fig. 6. Simplified conceptual circuit schematic of the dual-mode  $\Sigma\Delta$  converter in bypass mode, as the bypass loop virtually shorts  $v_S$  and  $V_{REF}$  and the current loop regulates  $i_L$  to  $v_{L,REF}/R_1$ .

With respect to stability, as already mentioned, the unity-gain frequency of the current loop ( $f_{1.0dB}$ ) must exceed that of the bypass voltage loop ( $f_{B.0dB}$ ) so the inductor appears as a current source in the voltage loop, eliminating the complex conjugate pair associated with LC in the voltage loop [12]. Because the unity-gain bandwidth of a  $\Sigma\Delta$  loop is its switching frequency,  $S_M$ 's switching frequency ( $f_{1.0dB}$ ) must exceed that of  $S_A$  ( $f_{B.0dB}$ ). Therefore, since  $f_{1.0dB}$  depends on the rising and falling rates of  $i_L R_1$  as it traverses  $CP_S$ 's hysteretic current window  $H_I$ ,

$$f_{1.0dB} = \left(\frac{H_I}{R_1}\right)^{-1} \left(\frac{L}{V_{IN}} + \frac{L}{V_O - V_{IN}}\right)^{-1} = \frac{V_{IN}(V_O - V_{IN})R_1}{V_O H_I L} \quad (6)$$

and  $f_{B.0dB}$  on how fast excess  $i_D$  (i.e.,  $D_M' I_L - I_D$ ) and  $I_O$  charge and discharge output capacitor  $C_O$  between  $CP_B$ 's hysteretic voltage window  $H_V$ ,

$$f_{B.0dB} = \left(\frac{H_V(R_1 + R_2)}{R_2}\right)^{-1} \left(\frac{C_O}{I_O} + \frac{C_O}{(D_M' I_L - I_O)}\right)^{-1}, \quad (7)$$

to force  $f_{1.0dB}$  to be greater than  $f_{B.0dB}$ ,  $C_O$  must exceed

$$C_O \geq \left(\frac{H_I}{H_V}\right) \left(\frac{I_O L}{V_O R_1 D_M'}\right) \left(\frac{R_2}{R_1 + R_2}\right) \equiv C_{O(\min)}, \quad (8)$$

where the  $R_1$ - $R_2$  divider represent the effect of the resistive feedback factor on  $H_V$  and  $C_{O(\min)}$  the minimum stable output capacitance.

### B. Transient Response and Mode Transition

During a positive load-dump event, when  $I_O$  suddenly rises and  $v_O$  droops in response, as shown in Fig. 7, the dual-mode converter enters its bypass mode, raising  $i_L$  to peak value  $I_{PK}$  (or  $V_{PK}/R_1$ ) in a single switching cycle of  $S_M$ . Subsequently  $v_O$  (or  $v_S$ ) is pulled back to  $V_{REF}(R_1+R_2)/R_2$  (or  $V_{REF}$ ) in a single switching cycle of  $S_A$ . Transient-detect comparator  $CP_T$  in Fig. 4 perceives the load dump and engages the bypass mode by sensing when  $v_S$  drops below  $V_{REF}$  by a preset threshold value of  $\Delta V_{BP}$  (e.g., 2.5% of  $V_{REF}$ ) (after the delay the comparator requires to switch:  $t_d$ ). Then,  $CP_T$  clamps  $v_{I,REF}$  to peak voltage  $V_{PK}$ , the value of which sets the maximum current the circuit can drive. Switch  $S_M$  therefore remains closed ( $t_{t,M(\text{on})}$ ) until  $i_L$  reaches  $V_{PK}/R_1$  ( $I_{PK}$ ), the new value of  $v_{I,REF}/R_1$ . After  $S_M$  resumes switching and regulating  $i_L$  about  $I_{PK}$ ,  $S_A$  remains open and allows all diode current  $i_D$  to flow to  $v_O$  until  $C_O$  recharges to  $(V_{REF}+H_V/2)(R_1+R_2)/R_2$ . Beyond this point,  $CP_B$  and  $S_A$  regulate  $v_S$  about  $V_{REF}$  by switching  $S_A$ , in other words, by steering excess inductor current away from  $C_O$ .

Ultimately, output voltage  $v_O$  droops in response to load dump  $\Delta i_O$  until  $i_L$  reaches  $I_{PK}$ . First, excess current  $\Delta i_O$  discharges  $C_O$  during delay  $t_d$  while  $v_S$  reaches  $V_{REF} - \Delta V_{BP}$ . Then, while  $S_M$  raises  $i_L$  from  $i_{L(\text{avg})}$  (or  $v_{I,REF}/R_1$  or  $I_{L(\text{nom})1}$ ) to  $I_{PK}$  (or  $V_{PK}/R_1$ ),  $i_D$  is zero and full load current  $I_O$  discharges  $C_O$ , yielding a total variation ( $\Delta v_O$ ) of




Fig. 7. Transient-response performance when presented with fast load-steps (positive and negative).

$$\begin{aligned} \Delta v_O &= \Delta V_{BP} + \left(\frac{I_O}{C_O}\right) t_{t,M(\text{on})} \\ &= \Delta V_{BP} + \left(\frac{I_O}{C_O}\right) \left[ \frac{(I_{PK} - I_{L(\text{nom})1})L}{V_{IN}} \right] \\ &= \Delta V_{BP} + \left(\frac{I_O}{C_O}\right) \frac{(V_{PK} - v_{I,REF})L}{R_1 V_{IN}}. \quad (9) \end{aligned}$$

Note the ratio of  $L$  and  $C_O$  sets the dominant part of  $\Delta v_O$ .

Once sensed output voltage  $v_S$  is within the hysteretic voltage window of  $CP_B$ , to transition back to steady state,  $i_{L(\text{avg})}$  must somehow fall back to whatever value ( $I_{L(\text{nom})}$ ) is necessary to sustain  $I_O$ , reducing to zero the amount of excess current  $i_L$  that bypass comparator  $CP_B$  steers away from  $v_O$  through  $S_A$ . To that end, introducing a series negative offset voltage  $V_{I,OS}$ , as shown in Fig. 8, ensures  $i_L$  is always above its target (i.e.,  $i_{L(\text{avg})}$  is greater than  $v_{I,REF}/R_1$ ), forcing the loop to gradually decrease both  $i_{L(\text{avg})}$  and the excess current. Finally, when  $i_L$  is low enough to be able to fully supply  $i_O$ , and the excess current ( $D_M' I_L - I_O$ ) is zero, the bypass loop stops switching (i.e., disengages), which means the main voltage loop now regulates  $v_O$  via  $S_M$  (Fig. 4) to its target. In other words, henceforth,  $i_{L(\text{avg})}$  equals  $I_{L(\text{nom})}$ . Note the transition is continuous, allowing  $S_A$  to stop switching without incurring irregularities in  $S_M$ .




Fig. 8. Equivalent converter circuit in bypass mode with added offset voltage  $V_{I,OS}$  to ensure  $v_{I,REF}/R_1$  is slightly below  $i_{L(\text{avg})}$ .

During a negative load dump, when  $i_O$  suddenly drops, as also shown in Fig. 7,  $i_{L(\text{avg})}$  automatically exceeds its new steady-state target and  $v_O$  rises above its target. As a result,

bypass comparator  $CP_B$  engages and diverts current away from  $v_O$  until  $v_S$  again drops to  $V_{REF} - H_V/2$  (in one cycle of  $S_A$ ). The circuit gradually transitions back to steady state in the same manner as described earlier, through  $V_{LOS}$ .

#### IV. EXPERIMENTAL RESULTS AND DISCUSSION

##### A. IC Design

The proposed dual-mode  $\Sigma\Delta$  bypass converter was designed, fabricated, and evaluated using a  $0.5\mu\text{m}$ , 5V CMOS process. The circuit embodiment of the converter, as shown in Fig. 9, employs a differential-signal processing scheme to attenuate the effects of substrate noise on the high-bandwidth  $\Sigma\Delta$  loops [10]. For simplicity, series resistor  $R_I$  senses  $i_L$  with the understanding more power efficient techniques are possible and recommended [13]. Current-sense amplifier  $A_{DI}$ , which monitors the voltage across  $R_I$ , includes an internal RC filter that generates differential current reference  $v_{I,REF}$ . Differential preamplifier  $A_{DV}$  buffers and amplifies sensed output voltage  $v_S$  by  $5V/V$  to decrease the effects of offsets and hysteretic window limits in posterior amplifiers and comparators on  $v_S$  and  $v_O$  (i.e., improve accuracy);  $A_{DV}$  drives differential summing amplifier  $A_{DS}$ , bypass hysteretic comparator  $CP_B$ , and transient-detect hysteretic comparator  $CP_T$ .




Fig. 9.  $0.5\mu\text{m}$  CMOS circuit embodiment of the proposed dual-mode  $\Sigma\Delta$  bypass boost converter.

For ease of design and reliability, main, bypass, and transient-detect comparators  $CP_M$ ,  $CP_B$ , and  $CP_T$  adopt the same circuit architecture, which is designed to yield a hysteretic window of  $140\text{mV}$ . The bypass threshold voltage ( $\Delta V_{BP}$ ) is composed of half the comparator hysteretic window plus an additional offset of  $50\text{mV}$  ( $V_{V,OS}$ ) that is added between  $CP_B$  and  $CP_T$ . Differential current-sense amplifier  $A_{DI}$  includes a  $40\text{mV}$  offset voltage ( $V_{LOS}$ ) at its output to ensure  $i_L$  is below its target by  $V_{LOS}/R_I$  during the bypass mode, to gradually transition back to steady state after a load dump. The designed offsets are sufficiently large to dwarf the transistor mismatch-induced offsets in  $A_{DI}$ ,  $CP_B$ , and  $CP_T$  and ensure the polarities of  $V_{V,OS}$  and  $V_{LOS}$  remain unchanged across process and temperature corners.

In the absence of deep-N or buried layer isolation structures, the bulk of a single PMOS transistor serving the function of auxiliary switch  $S_A$  could not be connected to the highest potential ( $v_O$ ) because of latch-up concerns. Whenever the switching node flies above  $v_O$  following the turn-off of  $S_M$ ,  $S_A$ 's body diode can conduct engaging the parasitic vertical PNP transistor present, channeling considerable current to the substrate. A second PMOS device is therefore added in series to use its reverse-biased body diode to block the foregoing current. And during normal operating conditions, when  $v_O$  is higher than  $V_{IN}$ , as the body diode of the first blocks the current of the second.

The proposed  $\Sigma\Delta$  controller  $0.5\mu\text{m}$  IC was designed to supply power from a  $2.7\text{-}4.2\text{V}$  Li-Ion battery and drive a  $0\text{-}1\text{A}$  load at  $5\text{V} \pm 5\%$  with as wide an  $R_{ESR}LC$  range as possible ( $0\text{-}50\text{m}\Omega$ ,  $1\text{-}30\mu\text{H}$ , and  $1\text{-}350\mu\text{F}$  was achieved). The total silicon surface area the IC occupied was  $1.9 \times 2.6 \text{ mm}$  (Fig. 10). The peak efficiency of the converter was  $93\%$  at  $0.4\text{A}$  with a biasing quiescent current of  $1.5\text{mA}$ . The total output voltage variation of the converter in response to a  $0.1\text{-}1\text{A}$  load dump ( $\Delta i_O$ ) with  $5\text{m}\Omega$ ,  $5.6\mu\text{H}$ , and  $53\mu\text{F}$  of  $R_{ESR}LC$  was  $200\text{mV}$ , which constitutes a  $4\times$  improvement over its non-bypassed counterpart under similar conditions ( $800\text{mV}$ ).




Fig. 10. Die photograph and performance summary.

##### B. LC Compliance

The measured  $R_{ESR}LC$  space for which the converter was stable is  $0\text{-}50\text{m}\Omega$ ,  $1\text{-}30\mu\text{H}$ , and  $1\text{-}350\mu\text{F}$ , as illustrated in Fig. 11. This range was determined by subjecting the converter to  $0.1\text{-}1\text{A}$  load dumps with  $100\text{ns}$  rise and fall times. The stability limit was observed as a loss of regulation for the proposed  $\Sigma\Delta$  converter in the bypass mode, as the bypass loop was no longer able to control the loop, and sub-harmonic oscillations for the non-bypassed (state-of-the-art)  $\Sigma\Delta$  boost converter [14].

The stability limits for both converters, with and without the bypass path, are reached when their respective current-loop bandwidths ( $f_{1,0dB}$ ) approach their voltage-loop counterparts ( $f_{B,0dB}$  and  $f_{V,0dB}$ ), as that is when  $L$  ceases to be a current source for the voltage loop, be it the main loop or the bypass loop. As a result, because  $f_{V,0dB}$  and  $f_{B,0dB}$  increase with decreasing  $C_0$  and increasing  $I_O$  and  $f_{1,0dB}$  and RHP zero  $z_{RHP}$  decrease with increasing  $L$  and decreasing  $V_{IN}$ , the highest  $L\text{-}I_O$  ( $30\mu\text{H}\text{-}1\text{A}$ ) and lowest  $C_0\text{-}V_{IN}$  ( $12\mu\text{F}\text{-}2.7\text{V}$ ) combination constitutes worst-case conditions. Since  $R_{ESR}$  essentially

introduces a left-half plane zero in the voltage loop, increasing  $R_{ESR}$  also increases  $f_{V,0dB}$  and  $f_{B,0dB}$ , which means the above-mentioned limits along with the highest  $R_{ESR}$  value (50m $\Omega$ ) describes the worst-case stability point of the converter. In other words,  $C_{O(min)}$  increases with increasing  $L$ ,  $I_O$ , and  $R_{ESR}$  and decreasing  $V_{IN}$ .




Fig. 11. Nominal steady-state snapshot of inductor current  $i_L$  and output voltage  $v_O$  ripples (inset) for the proposed solution and experimental  $R_{ESR}LC$  stability space for both the proposed dual- and state-of-the-art single-mode boost  $\Sigma\Delta$  converters.

The maximum capacitance was limited to 350 $\mu\text{F}$  as a practical limit for the intended portable application space (the circuit is stable at higher  $C_O$  values). Similarly, the maximum  $R_{ESR}$  value was limited to 50m $\Omega$  to keep the output voltage ripple acceptably low under a 1A load. Under these conditions and constraints, the stability spaces for the proposed and the state-of-the-art converters are approximately equal in “volume.”

### C. Transient Load-Dump Performance

As shown in Fig. 12(a), the transient-response variation of  $v_O$  ( $\Delta v_O$ ) in response to 0.1-1A load dumps ( $\Delta i_O$ ) with 100ns rise and fall times under 2.7V, 5.6 $\mu\text{H}$ , 53 $\mu\text{F}$ , and 5m $\Omega$  of  $V_{IN}$ ,  $L$ ,  $C_O$ , and  $R_{ESR}$  was 200mV for the proposed dual-mode scheme and 800mV for its single-mode state-of-the-art counterpart. While the proposed converter responds by increasing  $i_L$  above its target (to  $I_{PK}$  or  $V_{PK}/R_I$ ) in one switching cycle of  $S_M$ , the state-of-the-art circuit increases  $i_L$  gradually, pulling  $v_O$  back to regulation in several cycles of  $S_M$ , which is why the proposed solution exhibits a four-fold improvement over its predecessor. In a negative load-step (Fig. 12(b)), while the excess inductor current is immediately bypassed by switch  $S_A$  in the proposed converter keeping the output voltage overshoot low (<75mV), the excess inductor energy causes a large voltage overshoot (600mV) in the state-of-the-art converter.

Decreasing (increasing)  $L$  increases (decreases) the rate at which  $i_L$  responds to a load dump, as shown in Fig. 13, thereby decreasing (increasing) the time  $v_O$  slews (reducing  $\Delta v_O$ ). Similarly, increasing (decreasing)  $C_O$  decreases (increases)  $v_O$ 's droop rate in response to a load dump (Fig. 14). Note increasing (decreasing)  $C_O$  also increases (decreases) the delay time between the load step and the onset of bypass threshold

voltage  $\Delta V_{BP}(t_d)$  (Fig. 7), which is why the onset of  $i_L$  rising shifts with  $C_O$ .





Fig. 12. Measured transient performance of the proposed dual-mode and state-of-the-art single-mode  $\Sigma\Delta$  boost converters in response to (a) 0.1-1A and (b) 1-0.1A load steps.

Although transient-response performance for the proposed dual-mode scheme improves with decreasing  $L$ , the same is not true for the single-mode converter whose  $i_L$  response time is limited by the bandwidth of the loop, not  $L$ 's slew rate. As a result, as illustrated in Fig. 15, the percentage improvement the dual-mode enjoys over its single-mode counterpart increases with decreasing  $L$ : 6- and 1.43-fold improvement at 1 $\mu\text{H}$ -36 $\mu\text{F}$  and 30 $\mu\text{H}$ -36 $\mu\text{F}$ , respectively.

Increasing  $C_O$  decreases  $v_O$ 's transient droop in both converter cases, except bypass threshold voltage  $\Delta V_{BP}$  effectively limits the extent to which a larger  $C_O$  decreases  $\Delta v_O$  in the proposed scheme. In the limit, increasing  $C_O$  to such an extent that  $\Delta v_O$  is less than  $\Delta V_{BP}$  would prevent the bypass mode from ever engaging. As a result, the performance improvement in  $\Delta v_O$  is lower between the proposed and state-of-the-art solutions at higher  $C_O$  values:  $\Delta v_O$  for the proposed

and state of the art asymptotically converge as  $C_O$  increases.




Fig. 13. Measured effects of  $L$  on the transient performance of the proposed dual-mode  $\Sigma\Delta$  bypass boost in response to 0.1-1A load dumps,  $C_O=53\mu\text{F}$ .




Fig. 14. Measured effects of  $C_O$  on the transient performance of the proposed dual-mode  $\Sigma\Delta$  bypass boost converter in response to 0.1-1A load dumps.




Fig. 15. Measured transient output voltage variation  $\Delta v_O$  under various LC combinations in response to 0.1-1A load dumps ( $\Delta i_O$ ) for the proposed dual-mode and state-of-the-art single-mode  $\Sigma\Delta$  converters.

#### D. Mode Transition

Figs. 16 and 17 illustrate how the proposed dual-mode  $\Sigma\Delta$  bypass boost converter transitions from steady state to bypass mode and back in response to positive and negative 0.1-0.6A load dumps with an LC combination of  $15\mu\text{H}$  and  $53\mu\text{F}$ . As designed, the bypass mode ripple is larger at  $\pm 70\text{mV}$  ( $\pm(H_V/2)(R_1+R_2)/(R_2A_{DV}) \approx \pm 140\text{mV}/2$ ) or  $\pm 1.4\%$  than the steady-state counterpart, which is at  $\pm 15\text{mV}$  or  $\pm 0.3\%$ . During a positive load dump (Fig. 16), when  $i_O$  suddenly rises, a load-induced drop in  $v_O$  exceeding the  $\Delta V_{BP}$  limit engages the bypass mode and increases  $i_L$  to 2.5A ( $I_{PK}$ ) in one switching cycle of  $S_M$ . As determined by offset  $V_{LOS}$ , the circuit then takes approximately 2.5ms to gradually decrease  $i_L$  back to its new target of roughly 1.3A, at which point  $S_A$  stops switching and the converter is back in steady state. During a negative load dump (Fig. 17),  $i_L$  is automatically above its target and  $S_A$  consequently starts diverting some of  $i_L$  back to  $V_{IN}$  almost immediately, until 2.5ms later, when  $i_L$  drops to its new target.




Fig. 16. Measured steady state-to-Bypass and back transitions in response to positive 0.1-0.6A load dumps (positive  $\Delta i_O$ ).

The main drawbacks of the auxiliary bypass path are the silicon real estate, power, and switching noise associated with power switch  $S_A$ . The latter two shortcomings, however, are more often than not inconsequential because they only occur during transient events, which are typically sporadic, short, and seldom occur without significantly affecting the steady-state power efficiency (Fig. 18). The prominent disadvantage of the proposed solution is therefore additional silicon real estate for  $S_A$  because it carries substantial current. The transient-performance benefits of  $S_A$  and the bypass path that drives it, however, offset this cost.




Fig. 17. Measured steady state-to-Bypass and back transitions in response to negative 0.6-0.1A load dumps (negative  $\Delta i_o$ ).




Fig. 18. Measured steady state efficiency vs. load current  $I_o$  for the proposed converter.

## V. CONCLUSION

A dual-mode  $\Sigma\Delta$  bypass boost dc-dc controller 0.5 $\mu\text{m}$  CMOS IC that is stable for an  $R_{\text{ESR}}LC$  filter range of 0-50m $\Omega$ , 1-30 $\mu\text{H}$ , and 1-350 $\mu\text{F}$  and responds to positive and negative load dumps in one switching cycle has been proposed, designed, fabricated, and evaluated. The driving feature of the foregoing solution is a robust on-chip (i.e., smooth transitioning)  $\Sigma\Delta$  bypass path that responds only during transient load dumps. While the converter increases inductor current  $i_L$  in one switching cycle in response to a sudden rise in load current  $i_o$  and uses it to quickly slew output capacitor  $C_o$  back to its target, it also limits how much of  $i_L$  flows to  $C_o$  in the case of a negative load dump, when  $i_o$  drops, limiting the total transient variation of output voltage  $v_o$  and therefore improving accuracy performance. The transient-response benefits of the proposed scheme, as compared to state-of-the-

art single-mode  $\Sigma\Delta$  converters, are highest at low values of  $L$  (e.g., 6x at 1 $\mu\text{H}$  and 1.41x or 40% improvement at 30 $\mu\text{H}$ ) because  $L$  limits how fast  $i_L$  rises and falls to its targets. The main drawback of the proposed technique is the additional silicon real estate required for auxiliary power switch  $S_A$ , which is partially (and often completely) offset by its improved accuracy performance. In summary, the proposed dual-mode  $\Sigma\Delta$  bypass boost converter is fast, widely LC compliant (robust), and easily implementable.

## REFERENCES

- [1] B. Schaffer, "Internal compensation – boon or bane?," *Unitrode Design Seminar SEM 1400*, Texas Instruments, Dallas, TX, 2001.
- [2] M. Chen, J.P. Vogt, and G.A. Rincón-Mora, "Design methodology of a hybrid micro-scale fuel cell-thin-film lithium ion source," *IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)*, August 5-8, 2007.
- [3] H.P. Le et al, "A single-inductor switching dc-dc converter with 5 outputs and ordered power-distributive control," *IEEE International Solid-State Circuits Conference ISSCC*, 2007, pp. 534-620.
- [4] H. Sira-Ramírez, "Sliding mode- $\Delta$  modulation control of a buck converter," *IEEE Conference on Decision and Control*, vol. 3, 2003, pp. 2999-3004.
- [5] R. Miftakhutdinov, "Analysis of synchronous buck converter with hysteretic controller at high slew-rate load current transients," *High Frequency Power Conversion Conference*, 1999, pp. 55-69.
- [6] B. Schweitzer and A. Rosenstein, "Free running - switching mode regulator: analysis and design," *IEEE Transactions on Aerospace*, vol. AS-2, 1964, pp. 1171-1180.
- [7] G.A. Rincon-Mora, "Self-Oscillating DC-DC converters: from the ground up," *IEEE PESC Tutorial*, 2001.
- [8] S. Tan, Y. Lai, M. Cheung, and C. Tse, "On the practical design of a sliding mode voltage controlled buck converter," *IEEE Transactions on Power Electronics*, vol. 20, No. 2, 2005, pp. 425-437.
- [9] R. Venkataramanan, A. Sabanovic and S. Cuk, "Sliding mode control of DC-to-DC converters," *IEEE International Conference on Industrial Electronics*, 1985, vol. 1, pp. 251-258.
- [10] N. Keskar and G.A. Rincón-Mora, "A Compact 1-30 $\mu\text{H}$ , 1-350 $\mu\text{F}$ , 5-50m $\Omega$  ESR Compliant, 1.5% Accurate 0.6 $\mu\text{m}$  CMOS Differential  $\Sigma\Delta$  Boost DC-DC Converter," *Analog Integrated Circuits and Signal Processing Journal*, vol. 54, No. 3, pp. 157-169, 2008.
- [11] R. Erickson (1997), *Fundamentals of Power Electronics*, 1st ed., New York: Chapman & Hall.
- [12] N. Keskar and G.A. Rincón-Mora, "Self-Stabilizing, hysteretic, boost DC-DC converter," *IEEE Industrial Electronics Conference*, 2004, pp. TA3-4.
- [13] H.P. Forghani-zadeh and G. A. Rincón-Mora, "Current-sensing techniques for DC-DC converters," *Midwest Symposium on Circuits and Systems*, 2002, vol. 2, pp. II-577-II-580.
- [14] J. Calvente et al, "Subharmonics, bifurcations and chaos in a sliding-mode controlled boost switching regulator," *IEEE International Symposium on Circuits and Systems ISCAS*, vol. 1, 1996, pp. 573-576.
- [15] C. Tso and J. Wu, "A ripple control buck regulator with fixed output frequency," *IEEE Power Electronics Letters*, vol. 1, No. 3, 2003, pp. 61-63.
- [16] R. Frasca, L. Ianelli, and F. Vasca, "Dithered sliding-mode control for switched systems," *IEEE Transactions on Circuits and Systems-II*, vol. 53, No. 9, 2006, pp. 872-876.
- [17] K. Viswanathan, R. Oruganti and D. Srinivasan, "A novel tri-state boost converter with fast dynamics," *IEEE transactions on Power Electronics*, Vol. 17, No. 5, Sep 2002, pp. 677-683.
- [18] N. Keskar and G.A. Rincón-Mora, "A high bandwidth, bypass, transient-mode sigma-delta dc-dc switching boost regulator with wide LC compliance," *IEEE Industrial Electronics Conference*, 2005, pp. 543-548.
- [19] N. Keskar and G.A. Rincon-Mora, "A fast, sigma-delta boost dc-dc converter tolerant to wide lc filter variations," *IEEE Transactions on Circuits and Systems-II*, vol. 55, No. 2, 2008, pp. 198-202.