Contents

	Page
List of Figures	v
List of Abbreviations	vii
1. Two-Port Models	1
1.1. Primitives	2
A. Voltage Source	2
B. Current Source	2
1.2. Bidirectional Models	3
A. Impedance	3
B. Conductance/Admittance	3
C. Hybrid: Voltage-Current	4
D. Reverse Hybrid: Current–Voltage	4
1.3. Forward Models	5
2. LC Primitives	6
2.1. Impedances	6
A. Capacitor	6
B. Inductor	7
2.2. Shunt Capacitor	7
A. Response	7
B. Current-Limit Resistor	9
2.3. Couple Capacitor	11
A. Response	11
B. Current-Limit Resistor	13
2.4. Couple inductor	13
A. Response B. Voltage-Limit Resistor	15
2.5 Shunt Inductor	18
A. Response	18
B. Voltage-Limit Resistor	20
3. Bypass Capacitors	21
3.1. Bypassed Resistor	21
A. Response	21
B. Current-Limit Resistor	23
3.2. Bypassed Amplifier	25
A. In-Phase Capacitor	25
B. Out-of-Phase Capacitor	27
C. Other Effects	28

4. LC Circuits	29
4.1. Current-Sourced LC	29
A. Parallel Impedance	29
B. Ohmic Response	30
C. Resistive Effects	31
4.2. Voltage-Sourced LC	36
A. Series Impedance	36
B. Ohmic Response	36
C. Voltage Gain	38
D. Resistive Effects	38
4.3. LC Tank	43
4.4. Phase Shift	43
5. Switched Inductor	44
5.1. Signal Translations	44
A. Analog Response	44
B. Switched Response	45
5.2. Small-Signal Model	46
A. Continuous Conduction	47
B. Discontinuous Conduction	51
C. Switching Pole	53
5.3. Power Stage	54
A. Continuous Conduction	54
B. Discontinuous Conduction	59
6. Summary	61

List of Figures

	Page
Figure 1. Thévenin voltage source.	2
Figure 2. Norton current source.	2
Figure 3. Bidirectional impedance model.	3
Figure 4. Bidirectional conductance model.	4
Figure 5. Bidirectional hybrid (voltage-current) model.	4
Figure 6. Bidirectional reverse-hybrid (current-voltage) model.	4
Figure 7. Forward voltage-sourced models.	5
Figure 8. Forward current-sourced models.	6
Figure 9. Shunt capacitor.	8
Figure 10. Current-limited shunt capacitor.	9
Figure 11. Couple capacitor.	12
Figure 12. Current-limited couple capacitor.	13
Figure 13. Couple inductor.	15
Figure 14. Voltage-limited couple inductor.	16
Figure 15. Shunt inductor.	18
Figure 16. Voltage-limited shunt inductor.	20
Figure 17. Bypass capacitor.	21
Figure 18. Current-limited bypass capacitor.	24
Figure 19. In-phase bypass capacitor across amplifier.	25
Figure 20. Forward current-sourced model of bypassed amplifier.	26
Figure 21. Out-of-phase bypass capacitor across amplifier.	27
Figure 22. Current-limited bypass capacitor across amplifier.	29
Figure 23. Parallel LC impedance.	29
Figure 24. Current-sourced LC.	30
Figure 25. Loaded current-sourced LC with parasitic resistances.	31
Figure 26. Series LC impedance.	36
Figure 27. Voltage-sourced LC.	37
Figure 28. Loaded voltage-sourced LC with parasitic resistances.	39
Figure 29. LC phase shift.	44
Figure 30. Linear projection of small-signal variation.	45
Figure 31. Small-signal model of the switched inductor.	46
Figure 32. Small-signal inductor-current variation in CCM.	47
Figure 33. Signal-flow graph of the switched inductor in CCM.	50
Figure 34. Small-signal inductor-current variation in DCM.	51

Figure 35. Signal-flow graph of the switched inductor in DCM.	53
Figure 36. Power stage.	54
Figure 37. Small-signal model of the power stage in CCM.	55
Figure 38. Signal-flow graph of the power stage in CCM.	55
Figure 39. Small-signal model of the power stage in DCM.	59
Figure 40. Signal-flow graph of the power stage in CCM.	59

Switched Inductor's Frequency Response

The principal aim of power supplies is to transfer input power to the output. Conditioning this power into a form that the load can receive and use is a crucial component of this directive. This is what turns *voltage regulators* into voltage sources and *battery chargers* and *light-emitting diode* (LED) *drivers* into current sources.

To suppress deviations, power supplies incorporate feedback loops that monitor and oppose output variations. This opposition is ultimately a reaction to a disturbance. So understanding how *switched inductors* (SL) respond to the adjustments that disturbances prompt is critical.

Since fluctuations decompose into frequency components, *frequency response* describes how systems react to dynamic inputs. This response is well-understood in linear systems. Nonlinear systems like the switched inductor are not so straightforward. In these cases, isolating and modeling the dynamic elements peel away the complexities of nonlinearity.

1. Two-Port Models

Two-port models are four-component networks that predict the reverse and forward response of a circuit when driven and loaded. The input and output of the model are resistive interdependent voltage or current sources. The input loads what drives the network and models *feedback* effects and the output drives the load and models *forward translations*.

The fundamental advantage of these two-port models is simplicity, because four components can emulate the effects of complex circuits. This is possible because the components model orthogonal effects. In other words, each component models what the others do not. Since v_{IN} and i_{IN} are ohmic R_{IN} translations of one another, zeroing one eliminates the other. So nulling forward translations ultimately produce the same effect: zero v_{IN} and i_{IN} . This means that the *output resistance* R_0 is also the same in all forward models.



Fig. 8. Forward current-sourced models.

The only variation in forward models is the forward translation. This forward translation is a series voltage when using a voltage source and a parallel current when using a current source. And it reacts to v_{IN} or an ohmic R_{IN} translation of v_{IN} , which is what i_{IN} is.

Example 2: Extract voltage-driven current-source parameters for the impedance model when feedback effects are negligible.

Solution:

No feedback
$$\therefore$$
 $A_{ZI} \approx 0$
 $R_{IN} \approx R_{ZI}$
 $R_O \approx R_{ZO}$
 $A_G \equiv \frac{i_O}{v_{IN}} \bigg|_{v_O = 0} \approx \frac{i_{IN}A_{ZO}/R_{ZO}}{i_{IN}R_{ZI} + i_OA_{ZI}} \approx \frac{A_{ZO}}{R_{ZI}R_{ZO}}$

2. LC Primitives

2.1. Impedances

A. Capacitor

Capacitors do not consume power like resistors. Instead, they draw, cache, and supply energy. They are reactive components because they are

The gain drops with f_0 in "s" when $s(R_0 || R_C)C_S$ exceeds 1, $2\pi f_0$ in "s" overcomes $2\pi p_C$, or more simply, f_0 surpasses p_C , as already stated. A_V 's magnitude $|A_V|$ is the ratio of the *root–sum of squares* (RSS) of the real and imaginary components in A_{V0} and $1 + s(R_0 || R_C)C_S$ or $1 + s/2\pi p_C$:

$$\left|\mathbf{A}_{\mathrm{V}}\right| = \frac{\sqrt{\mathbf{A}_{\mathrm{V0}}^{2} + \mathbf{0}^{2}}}{\sqrt{\mathbf{1}^{2} + \left(\mathbf{f}_{\mathrm{O}}/\mathbf{p}_{\mathrm{C}}\right)^{2}}} = \frac{\mathbf{A}_{\mathrm{V0}}}{\sqrt{\mathbf{1}^{2} + \left(\mathbf{f}_{\mathrm{O}}/\mathbf{p}_{\mathrm{C}}\right)^{2}}}.$$
 (7)

So $|A_V|$ is nearly A_{V0} a decade below p_C , $\sqrt{2}$ or 3 dB lower at p_C , and almost $10 \times$ or 20 dB lower a decade past p_C .

<u>Phase</u>: Since C_S requires time to charge (raise v_0), C_S delays v_{IN} -to- v_0 translations. The delay between v_{IN} and v_0 sinusoids when $1/sC_S$ swamps $R_0 \parallel R_C$ effects is 90° of the 360° cycle. This lagging (negative) delay halves when $1/sC_S$ matches $R_0 \parallel R_C$ and fades when C_S opens. So $\angle A_V$ is near 0° a decade below p_C , -45° at p_C , and almost -90° a decade past p_C :

$$\angle A_{\rm V} = -\tan^{-1} \left(\frac{f_{\rm o}}{p_{\rm C}} \right). \tag{8}$$

Transitional frequencies that prompt gain and phase to drop 20 dB per decade and up to 90° this way are *poles*.

B. Current-Limit Resistor

The shunting effects of capacitors disappear when they short. And they effectively short when resistors limit their current. Consider C_S and *current-limit resistor* R_I in Fig. 10, for example.



Fig. 10. Current-limited shunt capacitor.

<u>Gain</u>: R_I adds to the resistance that R_O and R_C into v_{IN} present. So C_S shunts R_I and R_O with R_C past the p_C that their RC frequency sets:

 C_B feeds a current that climbs with f_O . Since C_O 's current also climbs with f_O , i_B effectively replenishes the i_C that C_O sinks. This means that z_C cancels the shunting effects of C_O . In other words, z_C recovers the phase that a pole loses. So $\angle A_G$ is nearly 0° a decade below z_C , +45° at z_C , and almost +90° a decade past z_C :

$$\angle A_{G} = +\tan^{-1}\left(\frac{f_{O}}{z_{C}}\right).$$
(53)

B. Out-of-Phase Capacitor

In Fig. 21, the amplifier is inverting because a rise in v_{IN} increases an i_{GO} that reduces v_O . Like in Fig. 19, i_B overcomes i_{G0} when $v_{IN}sC_B$ surpasses $v_{IN}A_{G0}$. So the gain A_{G-} to i_G increases with i_B past $A_{G0}/2\pi C_B$.



Fig. 21. Out-of-phase bypass capacitor across amplifier.

The effects of i_B and i_{G0} on v_0 in Fig. 21, however, oppose because C_B feeds i_B while A_{G0} sinks i_{G0} . This means that i_B and i_{G0} are out of phase, and the resulting zero z_{C-} inverts 180° while also recovering 90°. So $\angle A_{G-}$ is near 0° a decade below z_{C-} , $-90^\circ + 45^\circ$ or -45° at z_{C-} , and almost $-180^\circ + 90^\circ$ or -90° a decade above z_{C-} :

$$\angle A_{G-} = -\tan^{-1}\left(\frac{f_0}{z_{C-}}\right).$$
(54)

The overall gain to i_G 's i_B and i_{G0} is the ohmic and transconductance v_{IN} translations that $1/sC_B$ and A_{G0} set when v_O is zero:

$$\mathbf{A}_{\rm G-} \equiv \frac{\mathbf{i}_{\rm G}}{\mathbf{v}_{\rm IN}} \bigg|_{\mathbf{v}_{\rm O}=0} \equiv \frac{\mathbf{i}_{\rm B} - \mathbf{i}_{\rm G0}}{\mathbf{v}_{\rm IN}} \bigg|_{\mathbf{v}_{\rm O}=0}$$

This $A_{Z(LC)}$ is above Z_L 's f_{LC} projection $Z_{L(LC)}$ when A_Z rises and falls with Z_L and Z_C . In other words, A_Z peaks when L_X and C_O interact at f_{LC} .

For this, R_P should not voltage-limit L_X (past f_{LP}) below f_{LC} . This is like saying C_O shunts R_P (past f_{CP}) below f_{LC} . This is because R_P is greater than Z_L at f_{LC} when Z_L cannot surpass R_P . This way, A_Z follows Z_L to f_{LC} .

 A_Z peaks above $Z_{L(LC)}$ when f_{CP} precedes f_{LC} and f_{LP} surpasses f_{LC} . In this light, f_{LP}/f_{LC} and f_{LC}/f_{CP} in Q_{LC} indicate the *quality* and *magnitude* of the *peak*. Peaking occurs when R_P raises this Q_{LC} above 1:

$$Q_{LC} \equiv \frac{f_{LP}}{f_{LC}} = \frac{f_{LC}}{f_{CP}} = R_{P} \sqrt{\frac{C_{O}}{L_{X}}}.$$
 (61)

But if Z_L surpasses R_P before f_{LC} , f_{LP} sets a p_L that precedes f_{LC} . Since R_P is less than Z_L at f_{LC} this way, C_O shunts R_P past a p_C that f_{CP} sets above f_{LC} . p_L and p_C split away from f_{LC} this way because R_P keeps L_X and C_O from interacting at f_{LC} .

C. Resistive Effects

In practice, electrical components incorporate series resistance. L_X and C_O in Fig. 24, for example, includes the *inductor* and *capacitor resistances* R_L and R_C in Fig. 25. Circuits that connect to v_O also add *load resistance* R_{LD} .



Fig. 25. Loaded current-sourced LC with parasitic resistances.

<u>Peaked</u>: R_L alters A_Z 's low- f_O gain. Since L_X shorts and C_O opens at low f_O , the low- f_O gain to v_O is an ohmic R_L and R_{LD} translation of i_{IN} :

$$\mathbf{A}_{\mathrm{Z0}} \approx \mathbf{R}_{\mathrm{L}} \| \mathbf{R}_{\mathrm{LD}}.$$
 (62)

 A_Z climbs past the z_L that f_L sets when sL_X overcomes R_L :

resulting *inductor voltage* v_L pulses and swings the *inductor current* i_L across amp-level ramps. These variations in v_L and i_L are large signal.

But when conditions settle, the power supply reaches a steady state that pulses v_L and ripples i_L to peaks and about averages that do not vary much over time. So cycles repeat and variations between cycles fade. This is the static periodic steady state of the switched inductor.

When operating conditions vary, the controller uses the error it senses in the output to adjust the switching cycle by a small amount. This small variation in amplitude, duty cycle, or frequency is the dynamic manifestation of the feedback command. So cycle-to-cycle variations in v_L and i_L reflect small-signal translations across the switched inductor.

5.2. Small-Signal Model

The switched inductor is a network of switches that connects L_X in Fig. 31 to the *input* v_{IN} , *output* v_O , and ground. The digital input that adjusts the connectivity of the network is the *energize command* d_E' . d_E' feeds logic that configures the switches so L_X energizes when d_E' is high.



Fig. 31. Small-signal model of the switched inductor.

 $d_{E'}$ is the fraction of the *switching period* t_{SW} that energizes L_X . This $d_{E'}$ in modern power supplies connects to the gates of *complementary metal–oxide–semiconductor* (CMOS) transistors. These gates are capacitive and largely insensitive to the behavior of the network. So $d_{E'}$ connects to gate capacitance C_G and the small-signal model that incorporates this C_G excludes a feedback translation.

Variations in d_E ' ultimately alter the *output duty-cycled current* i_{D0} that the network outputs. Z_{L0} is the output impedance of the network in the

B. Discontinuous Conduction

 L_X in *discontinuous-conduction mode* (DCM) conducts a fraction of t_{SW} . This is because L_X energizes and drains before t_{SW} in Fig. 34 ends. So i_L climbs with v_E , falls with v_D , and flattens until another t_{SW} begins.



Fig. 34. Small-signal inductor-current variation in DCM.

Several observations are worth noting. First, d_E and d_D are t_E and t_D fractions of a t_C that is shorter than t_{SW} . So d_E is not the t_E/t_{SW} that the input d_E' commands.

Second, L_X energizes and depletes every cycle. So L_X delivers all the charge it collects. This means that i_{do} ' does not lose the i_e that inverts and alters i_{do} ' in CCM. In other words, A_{LI} and A_{LV} in DCM exclude z_{DO} .

Third, extending t_E in DCM extends t_D when t_{SW} is constant. This is because adding t_e raises $i_{L(PK)}$, and with it, the $0.5L_X i_{L(PK)}^2$ energy that L_X collects. So L_X requires more t_D to drain.

In fact, t_D and t_C scale proportionately with t_E within t_{SW} because the v_E and v_D that project i_L are static. So the fraction of v_E that d_e applies to L_X cancels the fraction of v_D that d_d applies. This means that the small-signal voltage v_1 across L_X is zero:

$$\frac{\mathbf{v}_{\rm L}}{Z_{\rm L}} = \frac{\mathbf{V}_{\rm E} \mathbf{d}_{\rm e} - \mathbf{V}_{\rm D} \mathbf{d}_{\rm d}}{Z_{\rm L}} = 0.$$
(93)

Losing sensitivity to f_0 removes inductive effects from A_{LI} , A_{LV} , and Z_{LO} .

Since v_E and v_D projections are static, variations in t_E induce variations in t_C that track T_E and T_C and the D_E that T_E and T_C set:

Since poles also delay and suppress signals, a *switching pole* p_{SW} can model this behavior. Although the delay and suppression are not always linear or consistent, p_{SW} is a useful, albeit imperfect way of indicating the switcher filters higher-f₀ signals. Note this p_{SW} affects the d_e' that feeds and propagates to i₁', d_{do} i_{do}', and v_{in}'.

5.3. Power Stage

Switched inductors deliver v_{IN} energy with i_{DO} . Engineers add C_O in Fig. 36 to voltage regulators and LED drivers to supply i_O when d_{DO} disconnects L_X from v_O . In the case of chargers, C_O is the effective capacitance of the battery, which is usually very high. R_L and R_C are the parasitic series resistances into L_X and C_O . i_{LD} is the static part of the load and R_{LD} is the part that responds to small v_O variations v_O .



Fig. 36. Power stage.

The small-signal gain to v_0 is critical in voltage regulators because the feedback loop regulates this v_0 . In LED drivers, i_0 is more important because the brightness and spectrum of the emitted light depend on the i_0 the LEDs receive. i_{D0} is critical in chargers because i_{D0} is what feeds the battery. i_L is also important when systems control the i_L that L_X conducts. This is why small-signal d_E' translations to v_0 , i_0 , i_{D0} , and i_L are relevant.

A. Continuous Conduction

The switched inductor in continuous conduction is a voltage-sourced inductor. So when R_L is low, the switcher in Fig. 36 sets a small-signal voltage v_{in} ' in Fig. 37 that drives L_X 's L_{LO} into C_O and R_{LD} . i_{LD} is absent because i_{LD} does not respond to small signals.

Switched Inductor's Frequency Response

$$\begin{split} I_{L(PK)} &= \left(\frac{V_E}{L_X}\right) D_E T_C = \left(\frac{2}{10\mu}\right) (50\%)(570n) = 57 \text{ mA} \\ R_{LO} &= 2 \left(\frac{L_X}{D_{DO}^2}\right) \left(\frac{T_{SW}}{T_C^2}\right) = 2 \left(\frac{10\mu}{50\%^2}\right) \left(\frac{1\mu}{570n^2}\right) = 250 \ \Omega \\ A_{LI} &\approx \frac{I_{L(PK)}}{D_E} = \frac{57m}{50\%} = 110 \text{ mA/V} \\ A_{VO0} &= A_{LI} (R_{LO} \parallel R_{LD}) = (110m)(250 \parallel 500) = 18 \text{ V/V} \\ A_{DO0} &= \frac{A_{VO0}}{R_{LD}} = \frac{18}{500} = 36 \text{ mA/V} \\ z_{CP} &= \frac{1}{2\pi \left(R_C + R_{LD}\right)C_O} = \frac{1}{2\pi (10m + 500)(5\mu)} = 64 \text{ Hz} \\ p_C &= \frac{1}{2\pi \left[R_C + (R_{LO} \parallel R_{LD})\right]C_O} \\ &= \frac{1}{2\pi [10m + (250 \parallel 500)](5\mu)} = 190 \text{ Hz} \\ p_{SW} &\approx f_{SW} = 1 \text{ MHz from Example 17} \\ z_C &= 3.2 \text{ MHz from Example 9} \\ \textbf{Note:} & z_{CP} \text{ is in } A_{DO} \text{ because } A_{DO} \text{ is an ohmic } Z_C \text{ translation of } A_{VO}. \end{split}$$

6. Summary

Two-port models are two- to four-component networks that can model the behavior of almost any circuit. Their inputs and outputs are interdependent sources with impedances. These work because sources model what impedances do not. In other words, sources are the voltages or currents that result when the effects of impedances are absent and impedances are the ohmic translations that result when disabling sources. This way, input–output combinations can model feedback and forward translations.