

Sub-mW, DCM Switched-inductor Converter-efficiency Performance across Process Nodes

Suhwan Kim, *Graduate Student Member, IEEE*, and Gabriel A. Rincón-Mora, *Fellow, IEEE*

Georgia Tech Analog, Power, and Energy IC Research

Abstract: Shorter minimum channel lengths (L_{MIN}) increase efficiency because, while conduction losses E_R change minimally (since a lower supply voltage V_{DD} opposes the effects of a lower L_{MIN} in channel resistance R_{SW}), switching gate-drive losses E_G decrease with the square of reductions in L_{MIN} (since energy decreases with the square of V_{DD} and a higher C_{OX} opposes a lower L_{MIN}). Ultimately, however, the power source limits the extent to which L_{MIN} can reduce, because a 2.7–4.2-V Li Ion, for example, requires 5-V (0.7- μm) switches.

Validation Example: Consider a 0.5 V-to-1 V, sub-mW boost converter in discontinuous-conduction mode (DCM) that outputs fixed packets of energy per cycle E_o/cycle with a 50- μH , 5- Ω inductor L_o peaking at 4 mA ($i_{L(\text{PK})}$) and switching with a 1-ns dead time. The circuit raises output current I_o by increasing switching frequency f_{SW} , where f_{SW} is nominally at 100 kHz. The selected aspect ratios for the switches $W_{\text{OPT}}/L_{\text{MIN}}$ ensure E_R and E_G 's sum remains minimal for every sample case. Quiescent current I_Q includes analog ($I_{Q(\text{BW})}$), duty-cycled ($I_{Q(\text{D})}$), and bias ($I_{Q(\text{B})}$) components. With V_{TH} independently adjusted, oxide capacitance per unit area C_{OX} and, therefore, transconductance parameter K' increase with reductions in L_{MIN} , as the table shows, and breakdown voltages decrease.

L_{MIN} (Process)	0.18 μm		0.35 μm		0.5 μm	
	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
Max. $V_{\text{GS}}, V_{\text{DS}}$	1.8 V	-1.8 V	3.3 V	-3.3 V	4.5 V	-4.5 V
V_{TH}	0.65 V	-0.58 V	0.5 V	-0.6 V	0.86 V	-0.8 V
C_{OX} (T_{OX})	7.7 fF/ μm^2 (45 Å)		4.5 fF/ μm^2 (74 Å)		2.3 fF/ μm^2 (151 Å)	
K'	135 $\mu\text{A}/\text{V}^2$	35 $\mu\text{A}/\text{V}^2$	89 $\mu\text{A}/\text{V}^2$	33 $\mu\text{A}/\text{V}^2$	47 $\mu\text{A}/\text{V}^2$	12.5 $\mu\text{A}/\text{V}^2$

Table 1. Process nodes.

Losses: With fixed packets of energy per cycle, $P_R (\propto i_{\text{RMS}}^2 R_{\text{EQ}})$ increases with f_{SW} and R_{SW} so, since a rise in K' (i.e., C_{OX}) offsets a fall in V_{DD} , $P_R \propto L_{\text{MIN}} f_{\text{SW}}/W$. Since P_G is $(C_{\text{OX}} W L_{\text{MIN}}) V_{\text{DD}}^2 f_{\text{SW}}$ and $C_{\text{OX}} (\propto 1/L_{\text{MIN}})$ cancels L_{MIN} , $P_G \propto W L_{\text{MIN}}^2 f_{\text{SW}}$. To maintain bandwidth g_m/C_{EQ} , $I_{Q(\text{BW})}$ should increase with L_{MIN}^2 to track C_{EQ} so $P_{Q(\text{BW})} = I_{Q(\text{BW})} V_{\text{DD}} \propto L_{\text{MIN}}^3$. To keep losses low, other circuit blocks should only operate on demand, irrespective of L_{MIN} , so duty-cycled blocks dissipate $P_{Q(\text{D})} = I_{Q(\text{D})} D_o V_{\text{DD}} \propto L_{\text{MIN}}$, and similarly, the bias generator consumes $P_{Q(\text{B})} = I_{Q(\text{B})} V_{\text{DD}} \propto L_{\text{MIN}}$. There is an optimum $W_{\text{OPT}}/L_{\text{MIN}}$ that balances (and minimizes aggregate losses) E_R and E_G , as Fig. 1a shows, so when using W_{OPT} , total losses $E_R + E_G$ or E_L (in Fig. 1b) $\propto L_{\text{MIN}}$, but because E_G decreases faster than E_R with lower L_{MIN} 's, E_R 's effects magnify at lower L_{MIN} 's and E_L 's falling rate, as a result, decreases at lower L_{MIN} 's.




Fig. 1. Losses across (a) optimal channel width and (b) process node.

Simulation Results:




Fig. 2. (a) Circuit and (b) efficiency.

L_{MIN} (Process)		0.18 μm	0.35 μm	0.5 μm
Optimum Aspect Ratio $W_{\text{OPT}}/L_{\text{MIN}}$		3710	1250	1035
$E_{R(\text{OPT})}$	$R_{\text{SW}} (\times 2 \text{ switches})$	7.4 pJ with 1.7 Ω	15.0 pJ with 3.5 Ω	24.1 pJ with 5.6 Ω
	$R_{L(\text{ESR})}$ (5 Ω)	21.3 pJ	21.3 pJ	21.3 pJ
$E_{G(\text{OPT})}$	Gate Drive ($\times 2$ switches)	7.4 pJ with 1.1 pF	15.0 pJ with 0.69 pF	24.1 pJ with 0.60 pF
	IV overlap	7.2 pJ	13.2 pJ	18 pJ
E_Q	t_{COND} (CMP_O & CMP_{AD} for 0.8 μs)	28.8 pJ	52.8 pJ	72 pJ
	t_{SW} (CMP_{MODE} & CLK_{GEN} for 10 μs)	36 pJ	66 pJ	90 pJ
Total Losses E_L		123 pJ	213.4 pJ	297.7 pJ
E_o/Cycle @ $V_o = 1 \text{ V}$ & $I_{L(\text{PK})} = 4 \text{ mA}$		800 pJ	800 pJ	800 pJ
Efficiency	Calculated η_{CAL}	86.7 %	78.9 %	72.9 %
	Simulated η_{SIM}	84.8 %	76.0 %	63.5 %

Table 2. Efficiency performance.