Accurate CMOS Reference-Regulator Circuits

Vishal Gupta Prof. Gabriel Rincón-Mora

Georgia Tech Analog and Power IC Design Lab



GEDC Industry Advisory Board, April 2004. © 2004 Georgia Electronic Design Center. All Rights Reserved. Redistribution for profit prohibited.

Abstract

The schematics of two novel reference-regulator circuits have been presented. These use lateral PNP transistors that are available in standard CMOS technologies. The accuracy performance of these references over conventional designs is enhanced due to the use of bipolar devices as input stages of the amplifier. The low Early voltage and β -variation, characteristic of these devices, has been accounted for in the designs.



Motivation

• Mobile systems \Rightarrow low voltage headroom \Rightarrow constraints on accuracy, low dropout

• Mobile systems \Rightarrow SoC and SoP \Rightarrow noisy \Rightarrow linear regulators to shield load circuit from power supply noise over large frequency range.



Error Sources in Bandgap References



GEDC Industry Advisory Board, April 2004.

© 2004 Georgia Electronic Design Center. All Rights Reserved.

Redistribution for profit prohibited.

PSRR of a linear regulator



Redistribution for profit prohibited.

Characteristics of Lateral PNPs available in standard CMOS



GEDC

GEDC Industry Advisory Board, April 2004. © 2004 Georgia Electronic Design Center. All Rights Reserved. Redistribution for profit prohibited.

Characteristics of Lateral PNPs available in standard CMOS

- Advantages
 - High nominal β (~50 100)
 - Collector not grounded \Rightarrow common-emitter configuration possible
- Disadvantages
 - Low Early voltage (~15V)
 - Parasitic PNP that increases power consumption



1.2V CMOS Reference Regulator



GEDC Industry Advisory Board, April 2004. © 2004 Georgia Electronic Design Center. All Rights Reserved. Redistribution for profit prohibited.

 R_{11}



0.6V CMOS Reference Regulator



GEDC Industry Advisory Board, April 2004. © 2004 Georgia Electronic Design Center. All Rights Reserved. Redistribution for profit prohibited. GEDC

Temperature coefficient of V_{ref}





GEDC Industry Advisory Board, April 2004. © 2004 Georgia Electronic Design Center. All Rights Reserved. Redistribution for profit prohibited.

Design Notes

- Since bipolar transistors have lower offset, accuracy improved by using BJTs for input stage of amplifier
- Base current errors mitigated using basecurrent cancellation
- Early voltage effects have been minimized by equalizing the collector-emitter voltages of the transistors.
- Bipolar transistors will not be used for gain stages since they have low Early voltage.



Future Work

- Characterize lateral PNP devices
- Verify hand calculations of accuracy of proposed topologies through Monte Carlo simulations
- Develop compensation scheme for reference-regulator circuit
- Design and fabricate circuit in a CMOS technology

