

# **An Integrated, Dynamically Adaptive Energy-Management Framework for Linear RF Power Amplifiers**

*Georgia Tech Analog Consortium*

**Biranchinath Sahu**

**Advisor: Prof. Gabriel A. Rincón-Mora**

**Georgia Tech Analog and Power IC Design Laboratory  
School of Electrical and Computer Engineering  
Georgia Institute of Technology**




GEDC Industry Advisory Board, April 2004.  
© 2004 Georgia Electronic Design Center. All Rights Reserved.  
Redistribution for profit prohibited.



# Abstract


- Energy-efficient, linear RF power amplifiers are *critical* and *paramount* to achieve *longer battery life* in state-of-the-art wireless handsets.
- In the proposed system, the energy-efficiency of a PA is improved by dynamically adjusting the supply voltage and current as a function of its transmitted power.
- System Requirements
  - ✓ High efficiency      ⇒ Improvement in battery life
  - ✓ Low voltage          ⇒ Single cell operation (**Li-ion/NiCd/NiMH/Fuel Cell**)
  - ✓ Integrated            ⇒ ↓ External components, ↓ Cost
  - ✓ Low noise            ⇒ ↓ Interference
- This work addresses the design challenges and trade-offs involved in realizing an integrated circuit (IC) for such a system with a *wide range of supply voltage*.
  - Lower limit – Minimum supply voltage for circuits to be operational (1.4 V)
  - Higher limit – Process technology constraints (5 V), AMI 0.5  $\mu\text{m}$  CMOS

# Energy-Efficient Linear PA



- ⇒ Reduce the input power drawn from the battery as transmitter output power decreases
- ⇒ Gain variation requires calibration with the rest of the transmitter chain

# The System – An Integrated Solution



⇒ Integrated Power FETS

⇒ Dual-mode noninverting buck-boost converter for high efficiency over wide loading conditions



⇒ Voltage-mode PWM controller at high PA output power

⇒ PFM controller at light loading conditions

⇒ Integrated bandgap reference

⇒ Integrated power amplifier dynamic bias circuit

# Dynamic Gate Bias Circuit




Die photo of the circuit


## Challenge:

*Designing an op-amp with rail-to-rail input common mode range with  $V_{DD} < |V_{TP}| + V_{TN}$*

- ⇒ Power-supply-adaptive, common-mode feedforward circuit
- ⇒ Auxiliary amplifier sets the common-mode signal for the main amplifier only when required
- ⇒ Added power consumption, noise, offset



# Buck-Boost Converter – PWM Mode





$V_{IN} = 1.4 \text{ V} - 4.2 \text{ V}$   
 $V_{OUT} = 0.5 \text{ V} - 5 \text{ V}$   
 $V_{RIPPLE} \leq 10 - 100 \text{ mV}$   
 Voltage mode control  
 Type-III compensation

**Error amplifier**  
 Gain :  $\geq 70 \text{ dB}$   
 ICMR :  $0.1 - 1 \text{ V}$   
 OS :  $0.2 \text{ V} - (V_{DD} - 0.2 \text{ V})$   
 Input Offset:  $\leq 10 \text{ mV}$


**PWM Comparators**  
 ICMR :  $0.9 \text{ V} - 1.25 \text{ V}$   
 Prop. Delay :  $\leq 100 \text{ ns}$   
 Input Offset:  $\leq 10 \text{ mV}$

**Triangular wave generator**  
 $V_{TW} = 0.95 \text{ V} - 1.25 \text{ V}$   
 Freq. =  $0.9 - 1.1 \text{ MHz}$

# Buck-Boost Converter – PFM Mode



**Key Waveforms in PFM Control**



**VARIABLE DELAY BLOCK**  
 Required delay is inversely proportional to  $V_{DD}$   
 Larger  $V_{DD} \Rightarrow$  lower  $T_{ON} \Rightarrow$  PMOS  $\Rightarrow$   $I_L$  desired



# The Building Blocks

## Error amplifier Op-amp


- **Input common-mode range (ICMR)**
  - By dynamically shifting the input signal as a function of supply voltage, a PMOS input stage is used.
- ⇒ ICMR ↑, Noise ↑, Offset voltage ↑
- **Input Offset Voltage**
  - Error in output voltage = Offset voltage × Closed loop gain of the converter.
  - Depending on the accuracy requirement, offset cancellation techniques can be used.
- **DC Gain and Bandwidth**
  - As DC gain ↑, steady-state error ↓
  - $UGF_{OPAMP} \gg Loop\ BW_{CONVERTER}$
- **Architecture similar to the dynamic bias circuit**

## Bandgap reference

$$I_{REF} = I_{PTAT} + I_{CTAT}$$

$$V_{REF} = I_{REF}R$$


Substrate vertical PNPs as diodes





# The Building Blocks

## Triangular Wave Generator



Programmable  
Current Source

### Comparators

ICMR : 0.9 V – 1.25 V  
Prop. Delay :  $\leq 100$  ns  
Input Offset:  $\leq 10$  mV


Spread spectrum triangular wave by adjusting the charging/discharging current dynamically

Potential reduction in EMI and noise


## Performance Summary of the Converter

Specifications	Target	Sims.
Input voltage (V)	1.4 – 4.2	1.4 – 4.2
Voltage mode PWM controller		
Output voltage (V)	0.5 – 5	0.5 – 5
Peak-to-peak ripple (mV)	$\leq 10 - 100$	$\leq 2 - 47$
Efficiency (%)	–	60-97 %
Quiescent current (mA)	–	1
PFM controller		
Output voltage (V)	0.5	0.5 – 0.51
Peak-to-peak ripple (mV)	$\leq 50$	$\leq 20 - 36$
Efficiency (%)	–	50 – 84 %
Quiescent current ( $\mu$ A)	–	200

# Layout of the System



**System Floor Plan**



**System Layout**

Layout size: 3.5 mm × 3.3 mm – Power transistor area more than 75 %  
 Targeted Package: LCC 44 – Design for Testability

# Summary

- IC design issues of key building blocks of a new energy-management system for linear RF PA is discussed. Key challenges with respect to implementation of low-voltage circuits are addressed.
- **System Efficiency Enhancement**
  - Nominal voltage and current at peak PA output power
  - Reduced supply and current as PA output power reduces
- **Buck-Boost Converter Performance Enhancement**
  - PWM Mode at full/mode load, PFM Mode at light load
  - Buck/Buck-Boost/Boost Mode of operation
  - DC accuracy  $\Rightarrow$  Low  $-$ offset, wide input common-mode range op-amp for error amplifier
  - Ripple voltage/Noise spectrum  $\Rightarrow$  Spread-spectrum clocking
  - Transient accuracy  $\Rightarrow$  Higher bandwidth, slew rate
- **Future Work:** *Performance evaluation of the IC*