


# Integrating Large Filter / Compensation Capacitors for SoC Applications

---

Abbas I. Poonawala  
Advisor: Gabriel A. Rincón-Mora  
Georgia Tech Analog Consortium  
March 21<sup>st</sup>, 2003

1



## Capacitor Multipliers

---

- **WHY ?** Capacitors supply large transient current and significantly reduce voltage fluctuations
- **DEMAND:** Low voltage, low power and small area
- **PROBLEM:** Large capacitors occupy too much silicon area
- **GOAL:** To design circuits that “multiply” the capacitance of small capacitors - **Capacitor Multipliers**

2

# Capacitor Multiplication Techniques

## I - Merged Transistor



- $C_{eff} = (K+1)C_C$  - Capacitor Multiplication Factor = "K+1"

### ADVANTAGES

- Easily integrated
- $C_{eff}$  dependant on K only and varies little with temperature and process
- No DC biasing requirement



### DISADVANTAGES

- For high K values,  $C_{eff}$  increases but transistor mismatch degrades accuracy
- Undesired transient jump



## I - Merged Transistor Undesired Transient Jump


- Ideal response to a constant current =  $I / C = 100\text{nA} / 22\text{pF}$
- Merged transistor response =  $100\text{nA} / 22.1\text{pF}$
- Accuracy = 99.5 %
- **However:** undesired transient jump (Y-intercept of top trace) is  $\sim 0.8\text{ V}$ .
- The Y-intercept depends directly on the  $V_T$  of the transistors.



# I - Merged Transistor Eliminating Transient Jump

(Current Research)

- Transient jump occurs because parasitic capacitance  $C_{GS}$  is charged first to  $V_{GS}$  for transistors to start conducting current
- Biasing gate at  $V_T$  will thus eliminate transient jump
- Simple  $V_T$  extraction circuit used for biasing purposes
- Floating-Gate transistors used to store charge on gate



5

## II - Linear Mirror



- Without capacitor  $C_c$  the dominant pole  $p_1 = \frac{1}{2} \pi \cdot R_{out} \cdot C_L = 112 \text{ KHz}$
- With  $C_c$  the dominant pole becomes  $p_2 = \frac{1}{2} \pi \cdot R_{out} \cdot C_{eff} = 11.4 \text{ KHz}$ , where  $C_{eff} = C_L + (K+1) \cdot C_c$
- $p_2 = p_1/10$  therefore  $C_{eff}$  is increased by a factor of 10, when  $C_c$  was added

### ADVANTAGES

- $C_{eff}$  is dependant on  $K$  only and varies little with temperature and process

### DISADVANTAGES

- Adding  $C_c$  will introduce a LHP Zero @  $Z = \frac{1}{2} \pi \cdot ESR \cdot C_c$
- $C_{eff}$  increases with  $K$  but, transistor mismatch is a limiting factor
- Requires DC Bias current



## III - Op-Amp

- The node between  $R_1$  and  $R_2$  constitutes the terminal of an effective capacitance to ground given by

$$C_{\text{eff}} = C_C \cdot (R_1/R_2)$$


- Since  $R_2$  determines the ESR of  $C_{\text{eff}}$  a small value is desired for accuracy.

### ADVANTAGES

- Large effective capacitances can be achieved at the expense of resistive die area
- Temperature dependence of the resistors cancel

### DISADVANTAGES

- Circuit Complexity



7

## IV - Current Conveyor

- Assuming ideal CCIIs, the equivalent effective capacitance at  $V_y$  is



$$C_{\text{eff}} = C_C \cdot (R_2/R_1)$$

### ADVANTAGES


- This circuit can provide capacitive gain of up to  $10^3$ .
- Higher gain is achieved by exploiting the current gain features of the two CCII.

### DISADVANTAGES

- A DC Bias current has to be supplied
- Power dissipation increases with current gain
- Circuit complexity
- CCII non-idealities diminish higher gain.




8



## Summary Table

Technique	Merged Transistor	I - Mirror	Op - Amp	CCII
Area	Lowest	Low	High	Highest
Undesired Transient Jump	Yes	No	No	No
Circuit Complexity	Low	Low	High	Highest
Ceff Terminals	Floating	Floating	Floating	Floating
Temperature Dependence	Moderate	Moderate	Low	Low
Accuracy	Moderate	Moderate	High	High
Gain	Moderate	Moderate	High	Highest
DC Current Drain	No	Yes	No	Yes

9



## Conclusion

- Merged transistor technique best in terms of area and circuit complexity
- Merged transistor structure has undesired transient jump associated with it
- Current conveyor technique best in terms of gain
- Current conveyor and linear mirror techniques require DC bias current