

Efficiency Enhancement of CDMA Power Amplifiers in Mobile Handsets Using Dynamic Supplies

Georgia Tech Analog Consortium Presentation

Biranchinath Sahu

Advisor: Prof. Gabriel A. Rincón-Mora

Analog Integrated Circuits Laboratory
School of Electrical and Computer Engineering
Georgia Institute of Technology

October 25, 2002

Georgia Tech Analog Consortium Presentation

Outline

- Introduction
- CDMA power amplifier loading profile
- Power amplifier efficiency - Overview
- Dynamic DC-DC conversion
- Efficiency improvement schemes
 - Kahn EER
 - Envelope follower
 - Power tracking
 - Power tracking with Doherty
- Comparative evaluation
- Summary

Georgia Tech Analog Consortium Presentation

Introduction

- **Power Amplifier (PA)**
 - Increases the power level of the RF signal
 - Consumes majority of power
- **CDMA and WCDMA use non-constant envelope modulation scheme**
 - Linear amplifier is used to minimize distortion and spectral re-growth
 - PA is operated at reduced power (back-off) to meet linearity
 - At back-off, efficiency degrades
- **Power Supply**
 - Supplies power to the PA, must be efficient

Biranchinath Sahu School of Electrical and Computer Engineering Georgia Institute of Technology 3

Georgia Tech Analog Consortium Presentation

Introduction

CDMA Reverse link time domain signal
 $P_{in} = 0 \text{ dBm (1mW)}$


- **Large peak to average ratio**
 - PA designed for peak power will be inefficient at the valleys
 - Intuitively, goal should be to maintain high efficiency throughout
 - ⇒ Control the operation of the PA by following the envelope for all power levels

Biranchinath Sahu School of Electrical and Computer Engineering Georgia Institute of Technology 4

Georgia Tech Analog Consortium Presentation

Power Amplifier Loading Profile

CDMA IS-95



Peak usage is at about 5 dBm = 3.16 mW

- ⇒ Optimize in the vicinity of the peak
- ⇒ PA must be efficient across wide loading conditions
- ⇒ **Efficiency and linearity trade-off!**

Biranchinath Sahu School of Electrical and Computer Engineering Georgia Institute of Technology 5

Georgia Tech Analog Consortium Presentation

Power Amplifier Efficiency - Overview

Non-switching PAs

- Class A, AB, B, and C
- Output transistor behaves as a current source and output voltage is sinusoidal, or partially sinusoidal
- Loss is due to voltage and current overlap in the output transistor
- Linear but inefficient ⇒ Requires efficiency enhancement schemes

Switching PAs

- Class D, E, and F
- Mitigate the efficiency degradation by operating the output device as a switch
- Reduced voltage current overlap, more efficient
- Efficient but nonlinear ⇒ Needs a linearization scheme

Biranchinath Sahu School of Electrical and Computer Engineering Georgia Institute of Technology 6

Georgia Tech Analog Consortium Presentation

Dynamic DC-DC Conversion

- **Efficiency Insight**
 - Conduction loss – varies with load current
 - Switching loss – constant with load current, but varies with switching frequency
 - Light load efficiency is dictated by switching losses
- **Key to high efficiency**
 - Lower switching frequency \Rightarrow Lower switching losses
 - Variable switching frequency \Rightarrow Variable noise spectrum

Biranchinath Sahu School of Electrical and Computer Engineering Georgia Institute of Technology 7

Georgia Tech Analog Consortium Presentation

Dynamic DC-DC Conversion

- **Bandwidth (BW) is dependant on**
 - Power stage's pole(s) and zero(s)
 - Error amplifier's pole(s) and zero(s)
 - PWM circuit's BW
- Usually, the loop BW is one-tenth of the switching frequency, but it can be increased to one-fifth of the switching frequency
- For increased loop BW, higher switching frequency \Rightarrow higher loss

Biranchinath Sahu School of Electrical and Computer Engineering Georgia Institute of Technology 8

Georgia Tech Analog Consortium Presentation

Linearizing Non-linear PA

Kahn Envelope Elimination and Restoration (EER)

Biranchinath Sahu
School of Electrical and Computer Engineering
Georgia Institute of Technology
9

Georgia Tech Analog Consortium Presentation

Linearizing Non-linear PA

- **DC-DC Converter Limitations**
 - **Bandwidth requirement**
 - Converter closed loop BW has to be 4 times the baseband signal BW to meet the IMD requirements*

Scheme	Baseband BW	Converter BW	Switching frequency
CDMA IS-95	1.25 MHz	5 MHz	25 MHz
WCDMA	3.84 MHz	15.36 MHz	76.8 MHz

- **Other Limitations**
 - Delay mismatch between envelope signal and RF signal must be within 20 ns*
 - Envelope detection and restoration of low power signals (-70 dBm)
 - Linearity of envelope detector
 - Limiter phase corruption
 - At present, this technique has been shown for 30 kHz baseband bandwidth applications only (NADC standard)

*F.H. Raab, "Intermodulation in Kahn-Technique Transmitters", *IEEE Transactions on Microwave Theory and Techniques*, vol. 44, no. 12, pp. 2273-2278, December 1996.

Biranchinath Sahu
School of Electrical and Computer Engineering
Georgia Institute of Technology
10

Georgia Tech Analog Consortium Presentation

Envelope Follower

- Converter BW requirement, linearity of detector, delay mismatch limitations apply to this topology as well

Biranchinath Sahu School of Electrical and Computer Engineering Georgia Institute of Technology 11

Georgia Tech Analog Consortium Presentation

Power Tracking Power Amplifier

- Unlike envelope follower, the DC-DC converter only responds to the peak of the envelope, which is representative of the input power
 - Converter BW need not be very high, lower switching frequency
 - Higher light load efficiency
 - Higher average efficiency
- No delay line requirement
- Power is lost in the valleys of the envelope
 - Possible improvements: Use Doherty PA

Biranchinath Sahu School of Electrical and Computer Engineering Georgia Institute of Technology 12

Georgia Tech Analog Consortium Presentation

Using Doherty Configuration

- Main amplifier (normally class-B) supplies power during the majority of the envelope
- Auxiliary amplifier supplies power only during peak power requirements (class-C operation)
- Proper phasing of the two outputs is necessary

⇒ High efficiency across wide envelope range
 ⇒ Dynamic supply and bias for the amplifiers during power back-off

*W.H. Doherty, "A new high efficiency power amplifier for modulated waves", *Proceedings of the Radio Engineers*, vol. 24, no. 9, pp.1163-1182, September 1936.

Biranchinath Sahu School of Electrical and Computer Engineering Georgia Institute of Technology 13

Georgia Tech Analog Consortium Presentation

Comparative Evaluation

Scheme	Advantages	Disadvantages
EER	Theoretically maximum efficiency can be obtained	<ul style="list-style-type: none"> • Large converter BW, higher switching frequency, inefficient • Linearity of detector, phase distortion of limiter, delay mismatch
Envelope follower	Potentially efficiency is close to the peak PA efficiency	<ul style="list-style-type: none"> • Large converter BW, higher switching frequency, inefficient • Linearity of detector, delay mismatch
Power Tracking	<ul style="list-style-type: none"> • DC-DC converter need not be fast, lower switching frequency, efficient at light load • Simplest scheme 	<ul style="list-style-type: none"> • Peak efficiency may not be great (but, average efficiency is what matters for battery life)
Power Tracking +Doherty	<ul style="list-style-type: none"> • DC-DC converter need not be fast, lower switching frequency, efficient at light load • High peak load efficiency as well 	<ul style="list-style-type: none"> • Higher complexity • Power divider and combiner needs to be micro strip lines (on-chip components are lossy)

*A. Shirvani, D.K. Su, and B.A. Wooley, "A CMOS RF power amplifier with parallel amplification for efficient power control", *IEEE Journal of Solid-State Circuits*, vol. 37, no. 6, pp. 684-693, June 2002.

Biranchinath Sahu School of Electrical and Computer Engineering Georgia Institute of Technology 14

Summary

- Requirements for power amplifiers for the next generation CDMA/WCDMA mobile handsets
 - High efficiency across wide loading conditions
 - Linear to meet the ACPR requirements
- EER and Envelope follower are not suitable for CDMA handsets because of the high BW requirement of the DC-DC converter
 - High BW requires high switching frequency \Rightarrow Inefficient
- Power tracking dynamically adaptive supply scheme is the “best candidate” for improving efficiency of CDMA handsets
- Power amplifier using Doherty configuration with dynamic supply can further improve the efficiency
- Goal: System-on-chip integrated solution of the dynamically adaptive power supply and the PA

The End !