Energy harvesting: A battle against power losses

Are indefinite operational life and wireless power grids possible? Find out where it is achievable and what the challenges are.

By Gabriel A. Rincón-Mora, Senior Member, IEEE, and Erick O. Torres, Student Member, IEEE Georgia Tech Analog and Power IC Design Lab

Is it possible, are indefinite operational life and wireless power grids possible? Maybe not for every application, but how about for micro-scale devices? The fact is in situ energy sources like MEMS vibrational and thermoelectric generators can potentially achieve these goals for small footprint system-in-package (SiP) solutions like bio-implantable devices and wireless sensor transceiver network nodes. The key objective is to scavenge sufficient energy from the environment to sustain the micro-power system indefinitely, or at least extend life to practical levels. The problem, however, is micro-scale harvesters can only generate low-to-moderate power, and the energy-storage and power-delivery processes of the system inherently consume a portion of that, which is why the various functions of a loading application must be power-modeled, that is, multiplexed, duty-cycled, and turned off when not needed. Fortunately, low frequency ambient vibrations are relatively abundant, stable, and predictable, and tuned MEMS- and CMOS-compatible electrostatic harvesters, for instance, can generate moderate power levels [1], but only if they prevail over the power losses associated with energy storage and power delivery. The focus of this article is to therefore identify, quantify, and discuss the power-consuming mechanisms present in a harvester circuit.

Harvesting energy

Before attempting to discern the relevant power losses in a harvester, the process and circuit must be understood. For the purposes of this study, a voltage-constrained electrostatic scavenger that harnesses some of the kinetic energy present in vibrations is considered because it is both MEMS and CMOS compatible; in other words, it can all be co-packaged into a single chip. Its operation, as presented in [2], is divided into three distinct phases: pre-charge, harvesting, and recovery. First, when the capacitance of a variable-plate MEMS capacitor is at its peak, energy is invested into the system by pre-charging the capacitor to the battery voltage. The MEMS capacitor is then connected directly to a rechargeable battery (for example, Li-Ion battery), driving charge and energy into the battery when the capacitance drops (that is, the parallel plates separate) in response to ambient vibrations.

When minimum capacitance is reached, harvesting ends and the remaining energy in the capacitor is recovered. The end result, assuming no power is lost in the process, is a net energy-per-cycle gain in the battery of

$$\Delta E_{\text{Gen, Max}} = -\Delta E_{\text{Invested}} + \Delta E_{\text{Harvested}} + \Delta E_{\text{Recovered}} = \frac{1}{2} \Delta CV^2_{\text{Bat}}$$

(2)
as illustrated with Step 3 in Figure 1.

![Figure 1. Energy harvester with inductor-based pre-charge and recovery circuit](image)

A more complete and practical realization of the circuit is shown in Figure 2 where ideal switches are replaced with CMOS transistors and their respective body diodes, and other parasitic capacitors and resistors are included. The 2.7 to 4.2 V Li-Ion battery is, on first order, a fixed-charge energy source with a parasitic load-dependent voltage drop and can therefore be modeled with a large pre-charged capacitor and an equivalent series resistor (ESR). MEMS device CMEMS also has a parasitic ESR in addition to a parasitic capacitor across its terminals. The pre-charge and recovery circuitry features an inductor with its own ESR; CMOS switches MP\_1, MN\_2, and MN\_3; and CMOS transmission gate MN\_4-MP\_4. The purpose of MN\_4 in the transmission gate is to help MP\_4 short-circuit the inductor to CMEMS, especially when CMEMS is discharged, which reduces MP\_4's gate-drive low enough to increase MP\_4's resistance beyond acceptable values. Two back-to-back transistors are used in place of S\_5 in Figure 1 to prevent body-diode conduction during the pre-charge and recovery phases, which would have otherwise resulted with a single PMOS switching device.

![Figure 2. (a) Energy harvester circuit with non-ideal components and (b) control signals](image)

**Power losses**

Power losses generally come in the form of conduction and switching losses. Parasitic diodes, resistive CMOS switches, and ESRs, for instance, incur \( I^2R \) and IV conduction losses. Parasitic capacitors present at the gates and drains of CMOS transistors, on the other hand, require power to charge and discharge, and this is how switching power losses result. Overlaps in the conduction bands of interconnected but oppositely phased switches from supply to ground also introduce additional short-circuit \( I^2R \) conduction losses, but these are reduced by introducing dead bands. For the purposes of the foregoing discussion, power losses will be analyzed in each of the three phases of the circuit: pre-charge, harvesting, and recovery phases.

**Pre-charge:**

During the pre-charge phase, the cumulative resistance between \( C_{BAT} \) and \( C_{MEMS} \), that is, the parasitic ESRs and CMOS channel resistances in the current-flowing path, induce a power loss term that is dependent on how often the current is switched through,

\[
P_{\text{Cond}} = I_{\text{L,RMS}}^2 R_{\text{cond}} \tau_{\text{cond}} f_V \tag{3}
\]

where \( P_{\text{Cond}} \) is averaged over time, \( I_{\text{L,RMS}} \) is the root-mean square (RMS) value of the inductor current, \( R \) a resistance in the current-flowing path, \( \tau_{\text{cond}} \) the total conduction time, and \( f_V \) the vibration frequency. Current \( I_{\text{L,RMS}} \) always flows through \( R_{\text{ESR,L}} \), two MOS switches, and one of two other ESRs, and assuming all switch-on resistances (including the parallel combination of MP\_4-MN\_4) equal and \( R_{\text{ESR,BAT}} \) and \( R \) are about the same, the total conduction losses are
where $N$ is the number of inductor storage-delivery cycles within the pre-charge phase, $R_{ESR,BC}$ the ESR of the battery and $C_{MEMS}$, and $L$ the storage and delivery time within one cycle.

Overlapping the conduction bands of any two interconnecting but oppositely phased switches from supply to ground consumes considerable short-circuit power and a dead time must therefore be inserted in the driving signals. Devices MP$_1$ and MN$_2$ and MN$_3$ and MP$_4$-MN$_4$ are two such sets of devices. When MP$_1$ and MN$_3$ turn off, to be specific, current must first flow through MN$_1$'s body diode, $R_{ESR,L}$-MP$_4$'s body diode, and $R_{ESR,MEMS}$ for dead time $\text{Dead}$ before MN$_1$ and MN$_4$-MP$_4$ are allowed to conduct, incurring additional conduction power losses,

$$P_{\text{Dead}} = N[I_{L,\text{Max}}^2(R_{ESR,L} + R_{ESR,MEMS}) + 2I_{L,\text{Max}}V_{\text{Diode}}] \tau_{\text{Dead}} f_{VB}$$ (5)

where dead time current $I_{L,\text{Max}}$ is the peak inductor current (assumed constant during $\text{Dead}$) and $V_{\text{Diode}}$ the voltage drop across each body diode.

As each switch turns ON or OFF, the parasitic gate and drain capacitors of the MOS devices must charge and discharge, both events of which require switching power. The average gate-power lost per switching event (turn-ON or -OFF), for instance, for a parasitic gate capacitor ($C_{g,\text{Par}}$) is

$$P_{\text{GDrive}} = \frac{1}{2} NC_{g,\text{Par}} V_{\text{Drive}}^2 f_{VB}$$ (6)

where $V_{\text{Drive}}$ is the peak voltage change across the capacitor (normally $V_{\text{Bat}}$) [3]. This power is consumed by the stage that drives $C_{g,\text{Par}}$, not the transistor itself. Similarly, as each switching event takes place, parasitic capacitors present at the drain ($C_{d,\text{Par}}$) must also charge and discharge. In this latter case, however, the switching transistor dissipates the switching power, as it concurrently conducts drain current with a high drain-source voltage. The resulting average I-V overlap (or drain-charge) power loss per switching event is

$$P_{I-V} = \frac{1}{2} NC_{d,\text{Par}} V_{\text{Peak}}^2 f_{VB}$$ (7)

where $V_{\text{Peak}}$ is the drain-source voltage of the switch before turning ON (equal to $V_{\text{Bat}}$ in the case of MP$_4$ and MN$_2$). The drain-source voltages of MN$_3$, MN$_4$, and MP$_4$ are close to zero (within a diode voltage) before they are turned ON because their respective body diodes discharge their drain-source capacitors during dead time. These latter transistors consequently operate in zero-voltage switching (ZVS) conditions, which incur considerably lower switching losses [4]. In the end, small geometry devices (low $C_{g,\text{Par}}$ and $C_{d,\text{Par}}$ values) are preferred for lower switching power losses, but only when the gate-drive and drain-charge losses in (6) and (7) overwhelm the gate-drive dependent switch-on resistance conduction losses in (4), all of which is ultimately a strong function of the battery voltage (peak voltage transitions).

1: Harvesting:
Just as in the pre-charge phase, harvesting also incurs conduction and switching losses, but no dead time losses, since only one switch is involved (MP$_5$A-MP$_5$B). To mitigate the adverse effects of clock feed-through and charge injection onto $C_{MEMS}$ when the battery and $C_{MEMS}$ are short-circuited and decrease the reverse-biased leakage currents associated with large source/drain areas from discharging $C_{MEMS}$, transistors MP$_5$A and MP$_5$B are small geometry devices. As a result, the switching losses in this phase are negligible relative to the conduction losses lost across the composite switch, which is especially acute for small transistors (large switch-on resistance):

$$P_{\text{Harv\_Conf}} = I_{\text{Harv}}^2 \left(R_{ds5} + R_{\text{ESR\_MEMS}} + R_{\text{ESR\_BAT}}\right) \tau_{\text{Max-Min}} f_{VB}$$ (8)

where $I_{\text{Harv}}$ is the harvesting current, $R_{ds5}$ the cumulative switch-on resistance of MP$_5$A-MP$_5$B, and $\tau_{\text{Max-Min}}$ the harvesting time, which is the time it takes $C_{MEMS}$ to reach its minimum capacitance point. The voltage drop across $R_{ds5}$

further increases the voltage across $C_{\text{MEMS}}$, effectively increasing the harvesting current (and energy). The power lost in this resistance is actually supplied by $C_{\text{MEMS}}$, not the battery, in the form of additional mechanical work when separating its parallel plates, which can be offset by adjusting the elasticity of the MEMS capacitor.

There is one more power loss in the harvesting phase, and it results because of mismatches in battery and pre-charged $C_{\text{MEMS}}$ voltages just after the pre-charge phase. A voltage difference ($V_{\text{Mismatch}}$) between these two devices forces an energy exchange through lossy switch-on resistance $R_{\text{ds5}}$, not the lossless inductor. This power loss is proportional to the vibration frequency and approximately

$$P_{\text{Mismatch}} = \frac{1}{2} C_{\text{MEMS}} N_{\text{Max}} V_{\text{Mismatch}}^2 f_{\text{Vib}}$$  \hspace{1cm} (9)

2: Recovery:
After harvesting ends, the energy left in the capacitor is only about 1-4% of the total energy harvested. The circuit complexity and associated conduction and power losses with recovering this energy tend to negate the absolute benefit of the exercise. For this reason, this left-over energy is considered a negligible loss. As a result, after opening all the switches, $C_{\text{MEMS}}$ is allowed to return to its minimum plate-separation state under charge-constrained conditions, thereby decreasing the capacitor voltage to approximately 0 V.

In all, energy harvesting in micro-scale applications is challenging because the process of transferring power is itself lossy. This transfer-induced loss reduces the net energy gain of the system from the maximum theoretical limit depicted in (2) to:

$$\Delta E_{\text{Net}} = \frac{1}{2} \Delta CV_{\text{Sat}}^2 - \sum P_{\text{Losses}} T_{\text{Vib}}$$  \hspace{1cm} (10)

where $T_{\text{Vib}}$ is the period of the vibration and $E P_{\text{Losses}}$ the aggregate sum of all power losses. Even when a supposedly lossless inductor is used to transfer energy, the fundamental conduction ($R_{\text{ds}}$, ESRs, and diodes), switching ($C_{\text{g,Par}}$ and $C_{d,\text{Par}}$), and systematic (quiescent power and battery-$C_{\text{MEMS}}$ mismatch voltages) losses of the circuit limit the net yield of the system. Optimizing these losses is often contradicting, as is the case with $R_{\text{ds}}$ and $C_{d,\text{Par}}$, where smaller devices yield lower switching losses and larger devices smaller conduction losses. The battery voltage also has a convoluted role in that it not only sets the gate-drive that determines the various switch-on resistances (that is, conduction losses) but it also establishes the extent to which $C_{\text{g,Par}}$ and $C_{d,\text{Par}}$ are charged and discharged (that is, switching losses). The objective is to therefore balance these losses and design and build a practical circuit prototype that is able to produce a net energy gain, which is currently under development at the Georgia Tech Analog and Power IC Laboratory.

For additional details, questions, and/or comments on this article, please contact us, the Georgia Tech Analog and Power IC Laboratory, at gtap@ece.gatech.edu. More information about our research can be found at http://www.rincon-mora.com/research.

References
Energy harvesting: A battle against power losses