# 87%-Efficient 330-mW 0.6-μm Single-Inductor Triple-Output Buck–Boost Power Supply

Carlos J. Solís, Graduate Student Member, IEEE, Gabriel A. Rincón-Mora, Fellow, IEEE

Abstract-Microsystems that sense, process, and communicate data can save money, energy, and lives. Such varied functionality, however, demands power that can easily deplete a small battery. Integrating so many analog and digital functions can also imperil performance with noise and distortion. To survive all this with an exhaustible battery, blocks require several efficient power supplies that both buck and boost the battery voltage. Luckily, switched inductors are flexible and efficient, but also bulky. So what these microsensors need are single-inductor multiple-output supplies that buck and boost. But to reconfigure the inductor for such diverse operation requires many power-consuming switches. Plus, cycling between outputs requires time and delays response time. The single-inductor supply proposed bucks and boosts and cycles between outputs frequently with two input switches, one inductor, and one switch and one capacitor per output. Other buck-boost supplies either bypass the inductor or require one to two more switches and up to one more inductor and one more capacitor. The prototype presented here bucks two outputs and boosts one output with five switches by energizing the inductor to buck outputs first. By collecting sufficient energy this way, the inductor can feed boost outputs directly. A sixth switch engages only when boost power is greater than a threshold that the input voltage and buck power levels establish. This way, the 0.6-µm CMOS system bucks and boosts 2.7-4.0 V to 1.2, 1.8, and 4.0 V to deliver 80%-87% of the 379-412 mW drawn. The system cycles every 1-3 µs and responds within 5-10 µs.

*Index Terms*— Buck–boost, single inductor, multiple output, dc–dc power supply, and hysteretic current-mode control.

## I. POWERING WIRELESS MICROSYSTEMS

**M**ICROSYSTEMS that sense, process, store, and transmit information incorporate sensors, amplifiers  $(A_V)$ , analog-digital converters (ADC), digital-signal processors (DSP), memory, and power amplifiers (PA) like Fig. 1 shows [1]–[2]. Unfortunately, the battery that supplies them is small. DSPs and PAs can also be so noisy that discerning, amplifying, and converting sensor signals can be challenging.



Fig. 1. Power-efficient wireless microsystem.

Designing one power supply to meet the power and noise

Manuscript received .

demands of *all* system components might not be possible. DSPs, for example, are low voltage and noise tolerant, so noisy 0.5–1-V power supplies can drive them [3]–[4]. Sensors and ADCs, on the other hand, usually require higher supplies with lower noise content [5]. And to drive the 1–10 mW that antennas require, PAs often need 4–5 V [6]. This is why many applications call for multiple buck and boost supplies [7]–[8].

Although linear regulators are fast, they are lossy and can only buck [9]. Switched networks are not as fast, but they can buck and boost and burn less power [10]. But with so many switches and switching configurations, switched capacitors are usually less accurate and more lossy than switched inductors [11]. Inductors, however, are bulky [12], which is the reason using only one inductor is so appealing [13].

The system presented here does this: uses one inductor to buck and boost a battery voltage to three outputs. [20], [21], [22], and [23] are also switched inductors that buck and boost. Common requirements to all these supplies are two switches, one switched inductor, and one switch and one capacitor per output. Plus, [20] requires one more inductor, one more capacitor, and two more switches. The additional overhead for [21] is lower with one more switch. Although [22]–[23] do not need additional components, one of the switches in [22]–[23] bypasses the power inductor when buck power surpasses a threshold, which altogether eliminates the efficiency benefit of the switched inductor. The system proposed here does not require additional overhead, and only uses one more switch (that does not bypass the inductor) when boost power surpasses a threshold.

The fundamental advantages of fewer inductor-switching components are lower cost, lower volume, and because every device incorporates parasitic resistances that burn power, lower losses, and as a result, higher efficiency. Like Section II describes, the proposed single-inductor multiple-output (SIMO) system cycles between outputs often with the least number of switches possible. That way, like Sections III–V then explain, the system responds quickly and with lower losses.

## II. ONE-INDUCTOR TRIPLE-OUTPUT BUCK-BOOST SUPPLY

Single-inductor multiple-output (SIMO) power supplies save space at the expense of accuracy and efficiency. Accuracy is worse because, while the switched inductor feeds one output, other outputs droop. So with more outputs, voltage ripples are generally higher. Power-conversion efficiency also suffers because, to reconfigure the system to feed several outputs, the system requires several power-hungry switches. Minimizing these sacrifices first hinges on conduction sequence.

The authors are with the School of Electrical and Computer Engineering at the Georgia Institute of Technology in Atlanta, Georgia 30332-0250 U.S.A. (E-mail: csolis3@gatech.edu and Rincon-Mora@gatech.edu).

## A. Conduction Sequence

Switched inductors deliver power by energizing and draining an inductor  $L_0$  from an input source  $v_{IN}$  into an output  $v_0$  in alternating phases of a switching sequence. Dedicating one energize–drain sequence to each output is one way of supplying several loads. Feeding all outputs within one energize–drain sequence, however, is more accurate and efficient because wait times between connections are shorter and with fewer connection events [14]–[15].

The buck–boost supply in Fig. 2, for example, closes  $M_{IN}$  and  $M_1$  first to energize  $L_0$  from the input  $v_{IN}$  into the first output  $v_{01}$ .  $L_0$ 's current  $i_L$  and  $v_{01}$  in Fig. 3 therefore rise past 450 ns. When  $v_{01}$  reaches its 1.84-V target  $v_{T1}$ , after  $t_1$ ,  $M_1$  opens and  $M_2$  closes to supply  $v_{02}$ . But since  $L_0$  still does not hold enough energy to feed the rest of the loads,  $M_{IN}$  continues to energize  $L_0$ . As a result,  $i_L$  and  $v_{02}$  both rise after 1.25 µs.



Fig. 3. Measured waveforms when operating in the five-switch mode.

When  $L_0$  holds enough energy to feed the rest of the loads, M<sub>IN</sub> opens and M<sub>G</sub> closes to begin draining L<sub>0</sub>. So i<sub>L</sub> starts to fall at 1.75 µs. But since M<sub>2</sub> still supplies v<sub>02</sub>, v<sub>02</sub> continues to climb. When v<sub>02</sub> reaches its 1.24-V target v<sub>T2</sub> (at 2.05 µs), M<sub>2</sub> opens and M<sub>3</sub> closes to feed v<sub>03</sub>. v<sub>03</sub> therefore rises until the feedback controller finishes draining L<sub>0</sub> at 2.45 µs. This way, L<sub>0</sub> feeds all outputs across one energize–drain sequence.

Since  $M_1$  and  $M_2$  feed buck outputs, they can be NFETs.  $M_3$  is a PFET because  $v_{O3}$  is high. To avoid shorting  $v_{IN}$  to ground,  $M_{IN}$ 's and  $M_G$ 's gate signals include a dead period across which  $M_G$ 's body diode conducts  $i_L$ .  $M_1$ 's,  $M_2$ 's, and  $M_3$ 's gates similarly incorporate a dead time to keep  $M_1$ ,  $M_2$ , and  $M_3$  from shorting their outputs. But since  $i_L$  must

nevertheless flow,  $M_3$ 's bulk connection to  $v_{O3}$  adds a body diode that conducts  $i_L$  to  $v_{O3}$  through this dead-time period.

 $L_0$  operates in discontinuous conduction when loads are so light that  $L_0$  can satisfy them with small and infrequent energy packets. Still, the operation is generally the same. In Fig. 4, for example,  $L_0$  energizes to  $v_{01}$  across  $t_1$  and  $v_{02}$  for part of  $t_2$ . Then,  $M_{IN}$  opens and  $M_G$  closes to drain  $L_0$  to  $v_{02}$  for the remainder of  $t_2$  and to  $v_{03}$  across  $t_3$ . In this mode, the energy the outputs receive is sufficient to satisfy them for the rest of the oscillating period  $t_{OSC}$ . The sequence repeats after that.



Fig. 4. Measured waveforms in discontinuous conduction.

## B. Five-Switch Mode

 $L_O$  can energize and drain into any buck output  $v_{BK}$  because  $L_O$ 's energizing voltage  $v_E$  or  $v_{IN} - v_{BK}$  is always positive and  $L_O$ 's drain voltage  $v_D$  or  $0 - v_{BK}$  is always negative. Without  $M_A$ , however,  $L_O$  can drain, but not energize into a boost output  $v_{BT}$  because  $v_{IN} - v_{BT}$  is negative. But if  $L_O$  energizes sufficiently into buck outputs,  $L_O$  can drain into boost outputs. This is why  $L_O$  in Figs. 2–4 can drain into  $v_{O3}$ 's boosted 4.0 V.

<u>Limit</u>: L<sub>0</sub> can feed v<sub>03</sub> this way only if, after supplying v<sub>01</sub> and v<sub>02</sub>, L<sub>0</sub> can still satisfy v<sub>03</sub>'s load P<sub>03</sub> across the time t<sub>3</sub> that L<sub>0</sub> feeds v<sub>03</sub>. To determine this limit, first consider that the feedback controller ensures L<sub>0</sub> delivers enough current to satisfy all outputs. With that much current, L<sub>0</sub> connects to each output v<sub>0X</sub> the fraction d<sub>0X</sub> of the oscillating period t<sub>oSC</sub> that i<sub>L</sub> requires to satisfy each load i<sub>0X</sub>. When i<sub>L</sub>'s ripple is much lower than i<sub>L</sub>'s average, d<sub>0X</sub> is nearly the fraction of current that i<sub>0X</sub> demands of all the loads combined  $\Sigma_{i0X}$ :

$$d_{X} = \frac{t_{X}}{t_{OSC}} = \frac{t_{X}}{\sum t_{X}} = \frac{t_{X}}{t_{1} + t_{2} + t_{3}} \approx \frac{i_{OX}}{\sum i_{OX}} = \frac{i_{OX}}{i_{O1} + i_{O2} + i_{O3}}.$$
 (1)

 $L_{O}$  can supply the most  $P_{O3}$  when  $L_{O}$  energizes the entire time  $L_{O}$  connects to  $v_{O1}$  and  $v_{O2}$  and drains the entire time  $L_{O}$  connects to  $v_{O3}$ . But to balance  $i_{L}$ ,  $i_{L}$  must rise as much as  $i_{L}$  falls across  $t_{OSC}$ .  $i_{L}$  must therefore climb  $\Delta i_{L}$  with  $v_{O1}$ 's and  $v_{O2}$ 's energizing voltages  $v_{E1}$  and  $v_{E2}$  or  $v_{IN} - v_{O1}$  and  $v_{IN} - v_{O2}$  and fall  $\Delta i_{L}$  with  $v_{O3}$ 's drain voltage  $v_{D3}$  or  $-v_{O3}$ :

$$\Delta \mathbf{i}_{\mathrm{L}} = \left\| \left( \frac{\mathbf{v}_{\mathrm{E1}}}{\mathbf{L}_{\mathrm{O}}} \right) \mathbf{t}_{1} + \left( \frac{\mathbf{v}_{\mathrm{E2}}}{\mathbf{L}_{\mathrm{O}}} \right) \mathbf{t}_{2} \right\| = \left\| \left( \frac{\mathbf{v}_{\mathrm{D3}}}{\mathbf{L}_{\mathrm{O}}} \right) \mathbf{t}_{3} \right\|.$$
(2)

When factoring  $L_0$  out and noting  $t_1$ ,  $t_2$ , and  $t_3$  relate like  $i_{01}$ ,  $i_{02}$ , and  $i_{03}$ , the expression reveals that, of the power  $v_{IN}$  supplies with  $i_{01}$  and  $i_{02}$ ,  $v_{03}$  receives as  $P_{03}$ ' what  $v_{01}$  and  $v_{02}$  do not collect with  $P_{01}$  and  $P_{02}$  or  $v_{01}i_{01}$  and  $v_{02}i_{02}$ :

The system, however, loses power to the controller and switches. To generalize and adjust for losses, of what  $v_{IN}$  supplies with buck currents  $\Sigma i_{BK}$ , boost outputs can receive as  $\Sigma P_{BT}'$  what buck outputs and losses do not consume with  $\Sigma P_{BK}$  and  $P_{LOSS}$ :

 $\sum P_{\rm BT}' = v_{\rm IN} \sum i_{\rm BK} - \sum P_{\rm BK} - P_{\rm LOSS} = \left(v_{\rm IN} \sum i_{\rm BK}\right) \eta_{\rm C} - \sum P_{\rm BK} \ , \ \ (4)$ 

where  $(v_{IN}\Sigma i_{BK})\eta_C$  is the fraction of  $v_{IN}{}'s$  power not lost to  $P_{LOSS}.$ 

Since  $v_{IN}$  is greater than all buck outputs,  $v_{IN}$ 's buck power  $v_{IN}\Sigma i_{BK}$  climbs faster with buck currents  $\Sigma i_{BK}$  than buck power  $\Sigma P_{BK}$ . Boost power limit  $\Sigma P_{BT}$ ' therefore rises with buck currents. This is why the six-switch boundary that  $v_{O3}$ 's boost power limit  $P_{O3}$ ' establishes in Fig. 5 increases with input voltage  $v_{IN}$  and buck currents  $i_{O1}$  and  $i_{O2}$ . This is another way of saying total buck power limits boost power.



Fig. 5. Theoretical and measured maximum boost power with five switches.

# C. Six-Switch Mode

If  $v_{IN}$ 's buck power is not sufficient to supply boost power,  $M_A$  in Fig. 2 can help. So if after energizing to buck outputs  $L_O$ 's energy is not enough to supply boost outputs,  $M_A$  can energize  $L_O$  further. In Fig. 6, for example,  $M_{IN}$  and  $M_1$  and  $M_2$  first energize  $L_O$  into  $v_{O1}$  and  $v_{O2}$  across  $t_1$  and  $t_2$ . But since energy in  $L_O$  is not enough,  $M_2$  opens and  $M_A$  closes. In this way,  $L_O$  continues to energize (from  $v_{IN}$  to ground). Then, with sufficient energy in  $L_O$ ,  $M_A$  opens and  $M_3$  closes to feed  $v_{O3}$ . Note  $M_A$  only closes during the energizing phase, when  $M_{IN}$  energizes  $L_O$ . In other words,  $M_A$  does not close when  $M_G$  conducts, so  $L_X$  never freewheels current.



Fig. 6. Measured waveforms when operating in the six-switch mode.

When  $v_{03}$ 's load  $i_{03}$  just rises above the five-switch limit  $P_{03}$ ' in discontinuous conduction,  $v_{03}$  needs  $M_A$ 's assistance, but at first, only occasionally. In Fig. 7, for example,  $v_{03}$  requires additional energy every other cycle: every 50 µs. That is in addition to the energy packet  $v_{01}$ ,  $v_{02}$ , and  $v_{03}$  receive every 25-µs cycle. When  $i_{03}$  rises above a threshold level,  $v_{03}$  starts receiving energy every cycle. At that point,  $L_0$  operates more like Fig. 6 shows, but with intervening zero-current time gaps  $t_{DCM}$  between energy packets like Fig. 4 illustrates.



Fig. 7. Measured six-switch waveforms in discontinuous conduction.

When  $M_A$  energizes  $L_O$ , none of the outputs receive power. As a result, all outputs droop across  $t_A$  in Fig. 6, and accuracy suffers. Engaging  $M_A$  also requires power that adds to losses in  $P_{LOSS}$ . So power-conversion efficiency  $\eta_C$  also drops. This is why  $\eta_C$  in Fig. 8 for the supply in Fig. 2 is generally higher when operating in the five-switch mode, maxing at  $\eta_{C(PK)}$  or 87%. When delivering the same total current,  $\eta_C$  is 2% to 3% higher with five switches than with six. Full-load efficiency  $\eta_{C(FL)}$  when  $i_{O1}$ ,  $i_{O2}$ , and  $i_{O3}$  are 50, 100, and 30 mA is 81%.



Fig. 8. Measured power-conversion efficiency across load power.

## III. FEEDBACK CONTROLLER

## A. Five-Switch Mode

The fundamental drawback of sharing one inductor  $L_0$  is that each output receives  $L_0$ 's current  $i_L$  less frequently. To minimize this sacrifice, the feedback controller should be fast. This is why the triple-output buck-boost power supply in Fig. 9 adapts the controller in [16] to include  $M_A$ . This way,  $M_1$ feeds  $L_0$  to  $v_{01}$  until comparator CP<sub>1</sub> senses that  $v_{01}$  reaches target  $v_{T1}$ .  $M_2$  then feeds  $L_0$  to  $v_{02}$  until CP<sub>2</sub> similarly senses  $v_{02}$  reaches  $v_{T2}$ .  $M_3$  ends the sequence by directing  $L_0$  to  $v_{03}$ .



Fig. 9. Triple-output buck-boost switched-inductor power-supply system.

Here,  $G_{OSC}$  is a hysteretic oscillator that ripples  $i_L$  about a level that the error amplifier  $A_E$  dictates.  $CP_1$  and  $CP_2$  close independent loops that ensure  $v_{O1}$  and  $v_{O2}$  peak at  $v_{T1}$  and  $v_{T2}$ .  $A_E$  senses all outputs to generate an error  $v_{ERR}$  that adjusts  $i_L$  so that, after satisfying  $v_{O1}$  and  $v_{O2}$ ,  $i_L$  can still supply  $P_{O3}$ .

 $i_L$ 's rising and falling rates limit how fast  $G_{OSC}$  responds, which is as fast as any switched inductor can [17].  $C_1$  and  $C_2$ similarly limit how fast  $v_{O1}$  and  $v_{O2}$  can reach their targets, which again is the fastest possible [10]. Since  $G_{OSC}$  is essentially a rippling transconductor with high bandwidth  $f_{IBW}$ ,  $L_O$  behaves like a current source up to  $f_{IBW}$ .  $C_3$  therefore sets a dominant low-frequency pole that ensures the loop gain of the master loop (with  $A_E$ ) reaches unity near  $f_{IBW}$ . This way, the closed-loop bandwidth of the system is near  $f_{IBW}$ , which is as high as a current-mode power supply can [9].

#### B. Six-Switch Mode

If  $CP_{OSC}$  does not stop energizing  $L_0$  by the time  $L_0$  satisfies  $v_{O2}$ ,  $AND_A$  invokes  $M_A$ 's assistance. For this,  $NAND_3$  keeps  $M_3$  from opening, and instead, directs  $L_0$  to ground.  $L_0$  therefore continues to energize to ground until  $CP_{OSC}$  opens  $M_{IN}$  to stop energizing  $L_0$ . At that point,  $AND_A$  opens  $M_A$  and  $NAND_3$  closes  $M_3$  to supply  $v_{O3}$ .

Like in boost converters, disconnecting all outputs to energize  $L_0$  introduces an out-of-phase right-half-plane zero  $z_{RHP}$ . This is because, while energizing  $L_0$  with  $M_A$ , which without  $z_{RHP}$  should raise  $v_{O3}$ , load  $i_{O3}$  discharges  $C_3$ . In other words, what should raise  $v_{O3}$  also lowers  $v_{O3}$ .  $z_{RHP}$  therefore appears at the frequency when the fall exceeds the rise [10].

To find  $z_{RHP}$ , first consider that  $L_0$ 's energizing and drain voltages  $v_E$  or  $v_{IN}$  and  $v_D$  or  $-v_{O3}$  across  $L_Os$  and across and after  $M_A$ 's connection time  $t_A$  set how much additional current  $L_O$  collects  $i_1$  [10]. The fraction of the oscillating period  $t_{OSC}$  that  $L_O$  connects to  $v_{O3}$ :  $d_3$  or  $t_3/t_{OSC}$ , determines how much of  $i_1$  reaches  $v_{O3}$ . So a rise in  $t_A$  ultimately delivers  $i_{l+}$  to  $v_{O3}$ :

$$\dot{\mathbf{i}}_{1+} = \dot{\mathbf{i}}_{1} \mathbf{d}_{3} = \mathbf{d}_{a} \left( \frac{\mathbf{v}_{E} - \mathbf{v}_{D}}{\mathbf{L}_{O} \mathbf{s}} \right) \left( \frac{\mathbf{t}_{3}}{\mathbf{t}_{OSC}} \right) \approx \left( \frac{\mathbf{t}_{a}}{\mathbf{t}_{OSC}} \right) \left( \frac{\mathbf{v}_{IN} + \mathbf{v}_{O3}}{\mathbf{L}_{O} \mathbf{s}} \right) \left( \frac{\dot{\mathbf{i}}_{O3}}{\sum \dot{\mathbf{i}}_{OX}} \right).$$
(5)

The current  $M_A$  sinks, however, does not reach  $v_{O3}$ . This current:  $i_{IA}$ , is the charge  $i_L$  supplies at its peak  $i_{L(PK)}$  across  $t_a$ :

$$\dot{i}_{l_{-}} = \frac{q_{l_{-}}}{t_{OSC}} \approx \frac{i_{L(PK)}t_{a}}{t_{OSC}} = \dot{i}_{L(PK)}d_{a}$$
 (6)

The loop is inverting as long as  $i_{l+}$  surpasses  $i_{l-}$ . But since  $i_{l+}$  drops with frequency s,  $v_{O3}$  inverts when  $i_{l+}$  falls below  $i_{l-}$ . This means that  $z_{RHP}$  appears when  $i_{l-}$  matches and exceeds  $i_{l+}$ :

$$z_{\rm RHP} \approx \left(\frac{v_{\rm E} - v_{\rm D}}{2\pi L_{\rm O} i_{\rm L(PK)}}\right) d_{3} \approx \left(\frac{v_{\rm IN} + v_{\rm O3}}{2\pi L_{\rm O} i_{\rm L(PK)}}\right) \left(\frac{i_{\rm O3}}{i_{\rm O1} + i_{\rm O2} + i_{\rm O3}}\right).$$
(7)

For the system to remain stable,  $z_{RHP}$  must therefore surpass the closed-loop bandwidth by maybe  $10 \times z_{RHP}$ , however, falls with  $i_{O3}$ 's fraction of the total load  $i_{O1} + i_{O2} + i_{O3}$ . So the system is more stable and can therefore be faster when  $i_{O3}$ 's fraction is higher. But  $z_{RHP}$  and the condition it carries only apply to the six-switch mode, so the worst-case stability condition is near the five–six boundary in Figs. 5 and 8, where  $i_{O3}$ 's fraction is just high enough to warrant six-switch operation. And it only applies in continuous conduction because  $L_O$  delivers all the energy  $L_O$  collects in discontinuous conduction [18].

# IV. PROTOTYPE

## A. Hardware

The 0.6- $\mu$ m CMOS die in Fig. 10 integrates the power stage in Fig. 2 and the controller in Fig. 9, except for the current sensor, 18- $\mu$ H inductor L<sub>0</sub>, and 0.47-, 0.82-, and 1- $\mu$ F capacitors C<sub>1</sub>, C<sub>2</sub>, and C<sub>3</sub>. Aside from the integrated circuit (IC), L<sub>0</sub>, C<sub>1</sub>, C<sub>2</sub>, and C<sub>3</sub>, the board also includes test and load circuits. The die, L<sub>0</sub>, and each of the capacitors occupy 2.0 × 1.4 mm<sup>2</sup>, 3.5 × 2.7 × 2.4 mm<sup>3</sup>, and 1.6 × 0.81 × 0.91 mm<sup>3</sup>. With these dimensions, L<sub>0</sub>'s equivalent series resistance (ESR) is 590 m $\Omega$  and those of C<sub>1</sub>, C<sub>2</sub>, and C<sub>3</sub> are 10 m $\Omega$ .



Fig. 10. Prototyped 0.6-µm CMOS die and two-layer board

## B. Output Regulation

In the five-switch mode, independent comparators CP<sub>1</sub> and CP<sub>2</sub> and master error amplifier  $A_E$  ripple  $v_{O1}$ ,  $v_{O2}$ , and  $v_{O3}$  in Fig. 3 across 78, 90, and 30 mV about their 1.8-, 1.2-, and 4-V targets. Output ripples in Fig. 6 are 45, 48, and 35 mV in the six-switch mode, when  $v_{O3}$ 's boost power P<sub>O3</sub> surpasses the threshold P<sub>O3</sub>' that input voltage  $v_{IN}$  and  $v_{O1}$ 's and  $v_{O2}$ 's buck loads set in Fig 5. In discontinuous conduction, ripples in Figs. 4 and 7 are 80, 60, and 20 mV with five switches and 48, 55, and 49 mV with six switches.  $v_{O1}$ 's and  $v_{O2}$ 's ripples are lower and  $v_{O3}$ 's ripple is higher with six switches because, to be in the six-switch mode,  $v_{O1}$ 's and  $v_{O2}$ 's buck loads pull less current and  $v_{O3}$ 's boost load pulls more current.

Parasitic bond-wire and capacitor inductances  $L_{BW}$  and  $L_{ESL}$ produce voltage spikes in the outputs when  $M_1$ ,  $M_2$ , and  $M_3$ re-direct  $L_0$ 's currents between outputs. This is because switch and capacitor currents change drastically across those transitions. Just before  $M_1$  closes, for example,  $M_1$  conducts no current and  $C_1$  supplies  $v_{O1}$ 's full load. But when  $M_1$  closes at 0.4 µs in Fig. 3,  $M_1$  conducts all of  $L_0$ 's  $i_L$  to both supply the load and recharge  $C_1$ , which reverses  $C_1$ 's current. These drastic changes in current produce transient voltages across  $M_1$ 's  $L_{BW1}$  and  $C_1$ 's  $L_{ESL1}$  that spike  $v_{O1}$ .  $M_2$ 's and  $M_3$ 's  $L_{BW2}$ ,  $L_{BW3}$ ,  $L_{ESL2}$ , and  $L_{ESL3}$  similarly spike  $v_{O2}$  and  $v_{O3}$  when  $M_2$  and  $M_3$  switch on and off.

The outputs also receive cross-coupled noise every time the switching nodes  $v_{SWI}$  and  $v_{SWO}$  in Fig. 2 transition: when  $t_1$ ,  $t_2$ ,  $t_3$ , and  $t_E$  end in Figs. 3–4 and 6–7.  $v_{SWI}$  and  $v_{SWO}$  generate substantial noise because they carry up to 200 mA and swing between 0, 1.2, 1.8, and 4 V.  $v_{O2}$  suffers the most because  $M_2$  in Fig. 10 is between  $v_{SWI}$ 's pin, which connects to  $M_{IN}$  and  $M_G$ , and  $v_{SWO}$ 's pin, which connects to  $M_2$ ,  $M_3$ , and  $M_A$ .  $M_2$  is so close to  $v_{SWI}$  and  $v_{SWO}$  that noise spikes in  $v_{O2}$  are more prevalent and severe than in  $v_{O1}$  and  $v_{O3}$ .

## C. Dynamic Performance

When all loads suddenly rise four times their initial 12.5-, 25-, and 7.5-mA levels, the system responds in 5.2  $\mu$ s and all outputs settle within another 15  $\mu$ s, as Fig. 11 shows. The system similarly responds in 5.4  $\mu$ s and all outputs recover within another 40  $\mu$ s when those same loads return to their initial levels. The system requires more time to settle after the loads disappear because, with such a light load, C<sub>3</sub> slews slowly back to its target. Irrespective of direction, v<sub>O3</sub> suffers the most variation at 176 and 268 mV because the controller, by design, feeds and satisfies v<sub>O1</sub> and v<sub>O2</sub> first.



Fig. 11. Measured load-dump response when operating with five switches.

The system responds a little less quickly when operating in the six-switch mode. This is because connecting  $L_0$  to ground requires additional time. So when subjected to the sudden  $1.67 \times$  load variations in Fig. 12, the system responds in 6.2–7 µs and outputs settle within another 17–20 µs.



Fig. 12. Measured load-dump response when operating with six switches

Transitioning between modes adds additional overhead. So when responding to  $v_{O3}$ 's 3–30-mA load dumps in Fig. 13, the system responds in 8–10 µs and outputs settle within another 20–26 µs. Notice, however,  $v_{O3}$  over-reacts before finally settling. This is because  $z_{RHP}$  reduces the phase margin of the system. Still, the system recovers within one or two rings, which corresponds to 60° to 70° of phase margin [19].



Fig. 13. Measured load-dump response across switching modes.

V. STATE-OF-THE-ART COMPARISON

# A. Relative Figure of Merit

Comparing the state of the art (SoA) is difficult because too many metrics describe the performance of a switched-inductor power supply. Plus, tradeoffs between metrics obscure the absolute significance of individual parameters. Lower dimensions, for example, translate to higher resistances, which means efficiency suffers with higher integration. The importance and relative weight of each parameter can also vary widely from one application to the next. Still, combining independent parameters, removing redundancies, and comparing technologies under equivalent operating conditions and uniform weights can be useful. So for the purposes of the following discussion, all independent parameters carry equal weight.

A multiple-output inductor is more appealing when it supplies higher total current  $i_{O(MAX)}$  and more outputs  $N_O$  with higher power-conversion efficiency  $\eta_C$ . Although  $\eta_C$  can be more important and relevant to a particular application at one particular level, peak and full-load efficiencies  $\eta_{C(PK)}$  and  $\eta_{C(FL)}$  reflect what is possible when optimized and stretched to output as much power as possible. And although maximum output-voltage variation  $\Delta v_{O(MAX)}$  is important,  $\Delta v_{O(MAX)}$  ultimately depends on output capacitance  $C_O$ , maximum load dump  $\Delta i_{O(MAX)}$ , and response time  $t_R$ .  $t_R$ , however, is largely independent of the others. Plus, given  $t_R$  and any of the other two, the third is simply their consequence. So of these,  $t_R$  is arguably the one that represents the rest.

A power supply is also more attractive when it costs less and occupies less space. In this respect, fewer off-chip components  $N_{OC}$  and smaller silicon dies  $A_{SI}$  cost and occupy less, and longer channel-length technologies  $L_{MIN}$  cost less. Plus, longer  $L_{MIN}$  technologies can sustain higher voltages. So assuming all these parameters are equally significant, an allencompassing figure of merit FoM should rise with higher  $i_{O(MAX)}$ ,  $N_O$ ,  $\eta_{C(PK)}$ ,  $\eta_{C(FL)}$ , and  $L_{MIN}$  and lower  $t_R$ ,  $N_{OC}$ , and  $A_{SI}$ . Normalizing the FoM to one point of reference PoR reveals a relative FoM or RFoM that is useful when comparing devices:

$$RFoM = \frac{FoM}{PoR} = \frac{i_{O(MAX)}N_O\eta_{C(PK)}\eta_{C(FL)}L_{MIN}}{t_RN_{OC}A_{SI}POR},$$
 (8)

where PoR is the FoM of the supply referenced in the comparison.

# B. The State of the Art

Table I summarizes the state of the art in switched inductors with multiple outputs that can both buck and boost voltages. Unfortunately, of the parameters assessed in the FoM, response time  $t_R$  is largely absent in literature. Still, literature reports enough metrics for the FoM and RFoM to be of value.

	[20]	[21]	[22]	[23]	Proposed
L <sub>MIN</sub>	0.5 μm	0.25 μm	0.25 μm	0.25 μm	0.6 µm
A <sub>SI</sub>	3.6 mm <sup>2</sup>	10 mm <sup>2</sup>	2.1 mm <sup>2</sup>	3.8 mm <sup>2</sup>	<sup>B</sup> 2.94 mm <sup>2</sup>
No	5	4	2	4	3
Noc	10	5	3	5	4
i <sub>o(max)</sub>	145 mA	650 mA	240 mA	400 mA	180 mA
$\eta_{C(PK)}$	83%	91%	92%	93%	<sup>c</sup> 87%
$\eta_{C(FL)}$	A	74%	92%	92%	<sup>c</sup> 81%
t <sub>R</sub>	A	10 μs <sup>2</sup>	A	A	10 µs
RFoM	<sup>c</sup> 35%	45%	<sup>c</sup> 83%	<sup>c</sup> 92%	100%

TABLE I. STATE-OF-THE-ART COMPARISON

<sup>A</sup>Not reported. <sup>B</sup>Adjusted to include current sensor. <sup>C</sup>Excludes unreported data.

For testing purposes, the prototyped die here excludes the current sensor. This exclusion distorts efficiency and silicon area. Output power and ohmic losses, however, are usually so high at peak and full-load conditions that current-sensor power becomes a negligible fractional loss [22]. And power switches and the controller are typically so large that the current sensor occupies less than 5% of the die [23]. Table I compensates for this distortion in silicon area by increasing  $A_{SI}$  5%: from 2.8 to 2.94 mm<sup>2</sup>.

Overall, [20] scores 65% lower than the system here because [20] requires  $1.5 \times$  more off-chip parts per output. [21] is better than [20], but still 55% lower overall. This is largely because, despite channel lengths being  $2.4 \times$  shorter, silicon area per output is still  $2.7 \times$  greater. Plus, [21]'s efficiency is low because the inductor freewheels current that the controller regulates and the output does not receive, so losses are higher. [22]'s rating is 17% lower mainly because channel lengths are  $2.4 \times$  lower, so cost is higher and breakdown voltage is lower. Although [23]'s efficiency and maximum current are higher, [23] still scores 8% lower. The reason for this is silicon area per output is about the same even when channel lengths are  $2.4 \times$  shorter.

Without response times, [20]'s, [22]'s, and [23]'s scores are unfortunately incomplete. Plus, test conditions are neither standard nor uniform. Irrespective of this, one of the features of the system presented here is speed. Because when subjected to load dumps, the hysteretic oscillator that sets  $L_0$ 's current  $i_L$  slews  $i_L$  to its target. This is as fast as any switched inductor can possibly respond. Pulse-width-modulated systems require more time because they raise  $i_L$  after several clock cycles [24].

More fundamentally, the key innovation here is how to buck and boost with fewer inductor-switching components. The basic benefit is power-conversion efficiency  $\eta_C$  because fewer switches (that do not bypass the inductor) consume less power. This is why power efficiency in Fig. 8 is generally higher when operating with five switches than with six. Discerning this benefit from  $\eta_{C}$  alone in Table I is elusive, however, because the number of components, physical size of components, feedback control scheme, minimum channel length, load levels, and other process-dependent parameters and features all affect  $\eta_{C}$ . Still, eliminating the need for the additional inductor, capacitor, and two switches that [20] requires, the one more switch that [21] needs, and replacing the switch in [22]-[23] that bypasses the inductor with one that does not would decrease their losses, and as a result, increase their respective efficiencies.

# VI. CONCLUSIONS

The single-inductor 0.6-µm CMOS power supply prototyped and presented here draws power from a 2.7-4.0-V battery to supply and regulate 1.2-, 1.8-, and 4-V outputs with up to 180 mA. The design bucks and boosts three outputs with five switches when possible and with six switches only when boost power is a small fraction of the total load. Excluding one switch this way raises power-conversion efficiency 2% to 3% to peak, in this case, with 87% and deliver all 180 mA with 81%. The hysteretic current-mode controller adopted determines when to use the sixth switch automatically and quickly, responding to load dumps with five switches, six switches, and across switch modes within 5.4, 7, and 10 µs. These power-loss and response-time reductions help offset the efficiency and bandwidth that sharing one inductor between several outputs normally sacrifices. This is very important because microsystems cannot fit several bulky inductors.

# ACKNOWLEDGEMENT

The authors thank J.D. Morris, B. Legates, T. Bonte, and Linear Technology for their sponsorship and support.

#### REFERENCES

- D. Puccinelli and M. Haenggi, "Wireless Sensor Networks Applications and Challenges of Ubiquitous Sensing," *IEEE Circuits and Systems Magazine*, vol. 5, no. 3, pp. 19–31, Sept. 2005.
- [2] N. Verma, A. Shoeb, J. Bohorquez, J. Dawson, J. Guttag, and A.P. Chandrakasan, "A Micro-Power EEG Acquisition SoC With Integrated Feature Extraction Processor for a Chronic Seizure Detection System," *IEEE Journal of Solid-State Circuits*, vol. 45, no. 4, pp. 804–816, Apr. 2010.
- [3] S. Dighe, S.R. Vangal, P. Aseron, S. Kumar, T. Jacob, K.A. Bowman, J. Howard, J. Tschanz, V. Erraguntla, N. Borkar, V.K. De, and S. Borkar, "Within-Die Variation-Aware Dynamic-Voltage-Frequency-Scaling With Optimal Core Allocation and Thread Hopping for the 80-Core TeraFLOPS Processor," *IEEE Journal of Solid-State Circuits*, vol. 46, no. 1, pp. 184–193, Jan. 2011.
- [4] T. Niiyama, P. Zhe, K. Ishida, M. Murakata, M. Takamiya, and T. Sakurai, "Dependence of Minimum Operating Voltage on Block Size of 90-nm CMOS Ring Oscillators and Its Implications in Low Power

DFM," International Symposium on Quality Electronic Design, pp. 133–136, Mar. 2008.

- [5] A.J. Annema, "Analog Circuit Performance and Process Scaling," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 46, no. 6, pp. 711–725, Jun. 1999.
- [6] Y. Li, J. Lopez, P.H. Wu, W. Hu, R. Wu, and D.Y.C. Lie, "A SiGe Envelope-Tracking Power Amplifier With an Integrated CMOS Envelope Modulator for Mobile WiMAX/3GPP LTE Transmitters," *IEEE Transactions on Microwave Theory and Techniques*, vol. 59, no. 10, pp. 2525–2536, Oct. 2011.
- [7] M.K. Stojčev, M.R. Kosanović, and L.R. Golubović, "Power Management and Energy Harvesting Techniques for Wireless Sensor Nodes," *International Conference on Telecommunication in Modern Satellite, Cable, and Broadcasting Services*, pp. 65–72, Oct. 2009.
- [8] H. Shaoxiong and Q. Gang, "Voltage setup problem for embedded systems with multiple voltages," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 13, no. 7, pp. 869–872, Jul. 2005.
- [9] G.A. Rincon-Mora, Analog IC Design with Low-Dropout Regulators -Second Edition, McGraw-Hill, New York, 2014.
- [10] G.A. Rincon-Mora, Power IC Design Fifth Edition, Lulu, Raleigh, 2016.
- [11] H.P. Le, S.R. Sanders, and E. Alon, "Design Techniques for Fully Integrated Switched-Capacitor DC-DC Converters," *IEEE Journal of Solid-State Circuits*, vol. 46, no. 9, pp. 2120–2131, Sep. 2011.
- [12] C.O. Mathúna, W. Ningning, S. Kulkarni, and S. Roy, "Review of Integrated Magnetics for Power Supply on Chip (PwrSoC)," *IEEE Transactions on Power Electronics*, vol. 27, no. 11, pp. 4799–4816, Nov. 2012.
- [13] D. Ma and R. Bondade, "Enabling Power-Efficient DVFS Operations on Silicon," *IEEE Circuits and Systems Magazine*, vol. 10, no. 1, pp. 14– 30, Mar. 2010.
- [14] W. C. Chen, Y. P. Su, T. C. Huang, T. W. Tsai, R. H. Peng, K. L. Lin, K. H. Chen, Y. H. Lin, C. C. Lee, S. R. Lin, and T. Y. Tsai, "Single-Inductor Quad-Output Switching Converter With Priority-Scheduled Program for Fast Transient Response and Unlimited Load Range in 40 nm CMOS Technology," *IEEE Journal of Solid-State Circuits*, vol. 50, no. 7, pp. 1525–1539, Jul. 2015.
- [15] D. Kwon and G.A. Rincon-Mora, "Single-Inductor-Multiple-Output Switching DC-DC Converters," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 56, no. 8, pp. 614–618, Aug. 2009.
- [16] C.J. Solis and G.A. Rincon-Mora, "0.6-µm CMOS-Switched-Inductor Dual-Supply Hysteretic Current-Mode Buck Converter," *IEEE Transactions on Power Electronics*, vol. 32, no. 3, pp. 2387–2394, Mar. 2017.
- [17] C.J. Solis and G.A. Rincón-Mora, "Stability Analysis & Design of Hysteretic Current-Mode Switched-Inductor Buck DC-DC Converters," *International Conference on Electronics, Circuits, and Systems*, pp. 811–814, Dec. 2013.
- [18] D. Kwon and G.A. Rincon-Mora, "Operation-based signal-flow ac analysis of switching dc-dc converters in CCM and DCM," *IEEE International Midwest Symposium on Circuits and Systems*, pp. 957– 960, Cancún, Mexico, Aug. 2–5, 2009.
- [19] P.E. Allen and D.R. Holberg, CMOS Analog Circuit Design, Oxford University Press, New York, 2002.
- [20] K.S. Seol, Y.J. Woo, G.H. Cho, G.H. Gho, and J.W. Lee, "A Synchronous Multioutput Step-Up/Down DC–DC Converter With Return Current Control," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 56, no. 3, pp. 210–214, Mar. 2009.
- [21] Y. Zheng, M.Ho, J. Guo, and K.N. Leung, "A Single-Inductor Multiple-Output Auto-Buck–Boost DC–DC Converter With Tail-Current Control," *IEEE Transactions on Power Electronics*, vol. 31, no. 11, pp. 7857–7875, Nov. 2016.
- [22] M.H. Huang, Y.N. Tsai, and C.K. Horng, "Sub-1 V Input Single-Inductor Dual-Output (SIDO) DC–DC Converter With Adaptive Load-Tracking Control (ALTC) for Single-Cell-Powered Systems," *IEEE Transactions on Power Electronics*, vol. 25, no. 7, pp. 1713–1724, Jul. 2010.
- [23] M.H. Huang and K.H. Chen, "Single-Inductor Multi-Output (SIMO) DC-DC Converters With High Light-Load Efficiency and Minimized Cross-Regulation for Portable Devices," *IEEE Journal of Solid-State Circuits*, vol. 44, no. 4, pp. 1099–1111, Apr. 2009.
- [24] X. Duan and A.Q. Huang, "Current-Mode Variable-Frequency Control Architecture for High-Current Low-Voltage DC–DC Converters," *IEEE Transactions on Power Electronics*, vol. 21, no. 4, pp. 1133–1137, Jul. 2006.



**Carlos J. Solis** (StM'10) received the B.S. degree from the University of Puerto Rico at Mayaguez in 2010 and the M.S. degree from the Georgia Institute of Technology in 2012, both in electrical engineering. He is currently working towards his Ph.D. degree at the Georgia Institute of

Technology with the Georgia Tech Analog, Power, and Energy (GTAPE) research team. His research interests include switching power supplies, control, and analog IC design. He is currently in Analog Devices as an Analog Design Engineer.



**Gabriel A. Rincón-Mora** (StM'90, GSM'93, M'97, SM'01, F'11) worked for Texas Instruments in 1994-2003, was an Adjunct Professor at Georgia Tech in 1999-2001, and has been a Professor at Georgia Tech since 2001 and a Visiting Professor at National Cheng Kung University in Taiwan

since 2011. He is also a Fellow of the IET and his scholarly products include 9 books, 4 book chapters, 38 patents issued, over 160 publications, over 26 commercial power-chip designs, and over 95 invited talks. Awards include the National Hispanic in Technology Award, the Charles E. Perry Visionary Award, a Commendation Certificate from the Lieutenant Governor of California, the IEEE Service Award, and the Orgullo Hispano and the Hispanic Heritage awards from Robins Air Force Base. Georgia Tech inducted him into the Council of Outstanding Young Engineering Alumni in 2000 and Hispanic Business magazine named him one of "The 100 Most Influential Hispanics" in 2000.