A Low Voltage, Dynamic, Non-inverting, Synchronous Buck–Boost Converter for Portable Applications

Biranchinath Sahu, Student Member, IEEE, and Gabriel A. Rincón-Mora, Senior Member, IEEE

Analog Integrated Circuits Laboratory
Georgia Tech Analog Consortium
School of Electrical and Computer Engineering
Georgia Institute of Technology, Atlanta, GA 30332 USA
E-mail: {bsahu, rincon-mora}@ece.gatech.edu

Address for Correspondence
Biranchinath Sahu
327434, Georgia Tech Station, Atlanta, GA 30332
Phone: 404-894-1299, Fax: 404-894-4641
E-mail: bsahu@ece.gatech.edu

Publication Information: This paper/part of the paper is not presented in any conference.

ABSTRACT

With the increasing use of low voltage portable devices and growing requirements of functionalities embedded into such devices, efficient power management techniques are needed for longer battery life time. Given the highly variable nature of batteries (e.g., 2.7–4.2 V for Li-ion), systems often require supply voltages to be both higher and lower than the battery voltage (e.g., power amplifier for CDMA applications), while supplying significant current, which is most efficiently generated by a non-inverting buck-boost switching converter. In this paper, the design and experimental results of a new dynamic, non-inverting, synchronous buck-boost converter for low voltage, portable applications is reported. The converter’s output voltage is dynamically adjustable (on-the-fly) from 0.4 to 4.0 V, while capable of supplying a maximum load current of 0.65 A from an input supply of 2.4–3.4 V. The worst-case response time of the converter for a 0.4 to 4 V step change in its output voltage (corresponding to a 0.2 to 2 V step at its reference input) is less than 300 µsec and to a load-current step of 0 to 0.5 A is within 200 µsec, yielding only a transient error of 40 mV in the output voltage. This paper also presents a
non-mathematical, intuitive analysis of the time-averaged, small-signal model of a non-inverting buck-boost converter.

**Index Terms:** Dynamic converter, non-inverting buck-boost converter, time-averaged modeling

### I. INTRODUCTION

Current trends in consumer electronics demand progressively lower supply voltages due to the unprecedented growth and use of wireless appliances. Portable devices, such as laptop computers and personal communication devices require ultra low-power circuitry to enable longer battery operation. The key to reducing power consumption while maintaining computational throughput and quality of service is to use such systems at the lowest possible supply voltage. The terminal voltage of the battery used in portable applications (e.g., NiMH, NiCd, and Li-ion) varies considerably depending on the state of their charging condition. For example, a single NiMH battery cell is fully charged to 1.8 V but it drops to 0.9 V before fully discharged [1]. Therefore, systems designed for a nominal supply voltage (say, 1.5 V with a single NiMH battery cell) require a converter capable of both stepping-up and stepping-down the battery voltage.

While both buck (step-down) and boost (step-up) converters are widely used in power management circuits, little attention has been given to integrated buck-boost converters for portable applications. Inverting buck-boost converters and Cuk converters [2] are capable of converting supply voltages to both higher and lower voltages, but the polarity of the output voltage is opposite to the supply voltage. While these converters are suitable to generate the required non-inverting buck-boost voltage with the battery terminals interchanged (i.e., positive terminal connected to ground and negative terminal connected to the converter input supply), the same battery cannot be used to supply power for other subsystems in a system-on-chip (SOC) environment, thereby finding limited application. Isolated converter topologies such as Flyback
converters [2], [3], are not suitable for low voltage, portable applications because they use a transformer, which increases the board space and overall weight of the devices, not to mention cost and poor efficiency. Alternatively, a boost converter followed by a linear regulator [4] can be used for generating higher and lower voltages from a single supply. However, linear regulators are considerably less efficient and not suitable for applications where load current is high and battery lifetime is critical. Therefore, the only two plausible topologies left for generating a voltage higher and lower than the supply are: (a) Non-inverting buck-boost converter [2], [5], which is essentially achieved by cascading a buck with a boost converter, and (b) Single-ended primary-inductance converter (SEPIC) [2]. The trend in portable applications is to use the topologies that incorporate less number of external components and move closer to cost effective SOC designs. Because SEPIC uses two inductors and two capacitors to transform energy from the battery to the load, the single-inductor, non-inverting buck-boost converter, irrespective of its complexity, is clearly the most suitable topology for a portable, cost-effective, low-power environment. The ability to work over a wide range of input voltage to generate both higher and lower voltages while supplying high current makes this topology an attractive choice [6]. While the reported design in [5] is claimed to be the power industry’s first buck-boost DC/DC converter [7], it’s ability to respond to dynamically adaptive reference control signal has not been reported. Furthermore, the minimum output voltage of the converter is 2.5 V, which is not suitable for applications requiring lower supply voltages.

An application where non-inverting buck-boost converters are in high demand is dynamically adaptive supplies for efficient, linear power amplifiers (PAs) in radio frequency (RF) transceivers used for communicating with base stations in portable wireless devices [8]. To prolong battery life, the power efficiency of the PA is improved by dynamically changing the supply voltage and current, on-demand. An efficient linear PA scheme with a dynamic buck-boost converter supply voltage is shown in Figure 1. The buck-boost converter, depending on a
reference control signal adjusts the supply voltage to the PA. To implement closed-loop power control in modern communication systems [9], based on its distance from the base station, the transmitter adjusts the strength of the RF signal at the antenna. Since the gain of the PA is constant for the entire output power range, depending on the input RF power, which is also representative of the power handled by the PA, the reference control signal of the buck-boost converter is generated—a detailed description of this scheme is found in [8]. Since the transmitted power is adjusted in real time, a dynamically adaptive buck-boost converter is required, the design and implementation of which is the subject of this paper. Other applications, such as MPEG-4 codecs [10] and dynamic voltage scaling (DVS) processors [11] require variable supply voltages, depending on the workload, to enable longer battery operation in portable devices.

The paper is organized as follows. The single-inductor, non-inverting synchronous buck-boost converter is discussed and its key waveforms are presented in Section II. In Section III, an intuitive, non-mathematical explanation of the time-averaged small-signal model of the power stage of the buck-boost converter is discussed. Analysis for different loading conditions and design considerations, including stability and frequency compensation, of a voltage-mode buck-boost converter are presented. Analytical expressions for critical power loss mechanisms in the converter are highlighted. Section IV describes the details of the hardware design and implementation of the experimental prototype converter. In Section V, results of the prototype converter and discussions are offered. Finally, the paper is concluded in Section VI.

II. BACKGROUND

A non-inverting buck-boost converter is essentially a cascade combination of a buck converter followed by a boost converter, where a single inductor-capacitor is used for both [2], [6]. For low voltage implementations, the efficiency of the converter is improved by replacing
the rectifier diodes with switches, which results in a synchronous converter topology. The schematic of a synchronous buck-boost converter power stage is shown in Figure 2. The notations used for the schematic are as follows: \( V_{\text{in}} \) = Supply voltage, \( V_{\text{out}} \) = Steady state output voltage, \( I_0 \) = Output current, \( L \) = Inductor value, \( C \) = Capacitor value, \( R_{C,\text{ESR}} \) = Equivalent series resistance (ESR) of the capacitor, and \( R_{\text{ac}} \) = Resistance of the load during change in output voltage (ac condition). The key voltage and current waveforms of the converter are presented in Figure 3.

During the \( T_{\text{ON}} \) period of the cycle, switches \( M_1 \) and \( M_3 \) are ON and the input voltage is impressed across the inductor. Since the load current is instantaneously provided by the output capacitor during this interval, the capacitor voltage (output voltage) decreases. During the other interval of the switching period (\( T_{\text{OFF}} \)), switches \( M_2 \) and \( M_4 \) are turned on and the inductor energy is transferred to the output, providing both the load current and also charging the output capacitor. There is a time delay (known as \textit{dead-time}) between turning off \( M_1, M_3 \) and turning on \( M_2, M_4 \) to prevent shoot-through current. During this period, the inductor current flows through body diodes \( D_2 \) and \( D_4 \), from transistors \( M_2 \) and \( M_4 \), respectively. The duty cycle (\( D \)) of the converter is given by:

\[
D = \frac{T_{\text{ON}}}{T_{\text{ON}} + T_{\text{OFF}}} = \frac{T_{\text{ON}}}{T},
\]

where \( T \) is the switching time period of the converter.

Since the node \( V_{\text{ph1}} \) is connected to \( V_{\text{in}} \) for \( DT \) time over a period of \( T \), the average voltage \( V_{\text{ph1,avg}} = DV_{\text{in}} \). Similarly, the average node voltage of \( V_{\text{ph2}} \) can be given by \( V_{\text{ph2,avg}} = D'V_{\text{out}} \) (\( D' = 1-D \)). Under steady-state operating condition, the inductor can be treated as short, and the average voltage of \( V_{\text{ph1}} \) and \( V_{\text{ph2}} \) are equal

\[
DV_{\text{in}} = D'V_{\text{out}} \Rightarrow \frac{V_{\text{out}}}{V_{\text{in}}} = \frac{D}{1-D}.
\]
For the duty cycle of 0.5, the output voltage is equal to the input voltage. When duty cycle is less than 0.5, the output voltage is lower than the input (buck mode), and for duty cycle greater than 0.5, the output voltage is higher than the input (boost mode).

For low output voltages below the threshold voltage of the PMOS (M₄ in the schematic), the transistor never turns ON, leaving only the diode D₄ as the switch resulting in asynchronous operation of the converter, which is inefficient because of the large voltage drop across the body diode. A transmission gate, which is a parallel combination of a PMOS and a NMOS with complimentary logic inputs to their gates, can be used in place of PMOS boost transistor (M₄) to operate the converter in synchronous mode. For output voltages below the threshold voltage of PMOS, the NMOS acts as switch, and for higher output voltages, NMOS turns-off while PMOS act as a switch. For intermediate output voltages, both PMOS and NMOS of the transmission gate remain ON to share the current during the switching interval in which the inductor is connected to the output.

III. SYSTEM DESIGN CONSIDERATIONS

III.A. Time-averaged Small-signal Model Intuitive Explanation

Feedback control system is employed in DC-DC converters to regulate the output voltage, regardless of the changes in input voltage or loading conditions. To design the feedback control loop of DC-DC switching regulators, an equivalent small-signal model of the power stage is required that is valid for low frequency perturbation of the duty cycle. To model the power stage of converters, techniques such as state-space averaging and circuit averaging [2], [12] have been used extensively. However, the derivation is mathematically complex and difficult to relate to intuitive operation. In this section, a time-averaged model for a synchronous buck-boost converter power stage is explained intuitively with precise one-to-one mapping with the operation of the circuit.
a) Small signal model of the power stage with respect to change in duty cycle (D): When the duty cycle changes (e.g., from steady-state value \( D \) to \( D + d \), where \( d \) is the change in the duty cycle), the following changes occur in the circuit, which can be directly associated with the small-signal model [shown in Figure 4(a)]. All the upper case variables (e.g., \( V_{\text{out}} \), \( V_{\text{in}} \), \( D \), etc.) represent state-state values where as lower case variables (e.g., \( v_{\text{out}} \), \( v_{\text{in}} \), \( d \), etc.) represent small-signal (ac) parameters, which is followed throughout the text.

Since the node \( V_{\text{ph1}} \) (\( DV_{\text{in}} \) in steady-state) is connected to \( V_{\text{in}} \) for an interval \( dT \) more often in the period \( T \), the node voltage increases to \( V_{\text{ph1}} + dV_{\text{in}} \), which is represented by a voltage source \( dV_{\text{in}} \) in the small signal model [Figure 4(a)]. Since node \( V_{\text{ph2}} \) is connected to ground for an interval \( dT \) more often in the period \( T \) (and to \( V_{\text{out}} dT \) interval less often), the node voltage decreases to \( V_{\text{ph2}} - dV_{\text{out}} \). This decrease in voltage is represented by a voltage source \( dV_{\text{out}} \) of opposing polarity. Inductor current \( i_L \) flows into the output node \( d \) times less than that in the steady state, which is replaced by a current source \( dI_L \) flowing out of output node \( v_{\text{out}} \). Because of the increase in voltage across the inductor, there is a net increase in inductor current, \( i_{\text{in1}} \). Part of this current, \( \{(D' - d) i_{\text{in1}} \approx D' i_{\text{in1}}, \; d \ll D \) is assumed for small-signal conditions\} flows into the output node. Therefore, the net current \( D'i_{\text{in1}} - dI_L \) flowing into the output node increases the output voltage to \( V_{\text{out}} + v_{\text{out1}} \). Due to the increase in output voltage, node voltage \( V_{\text{ph2}} \) increases by \( (D' - d)v_{\text{out1}} \approx D'v_{\text{out1}} \), which reduces the inductor current from \( i_{\text{in1}} \) to \( i_{\text{in}} \) and settles down the output voltage increase to \( v_{\text{out}} \). The equivalent circuit model shown in Figure 4(a) represents these parameters.

The control-to-output transfer function, without considering \( R_{C, \text{ESR}} \), is given by,

\[
\frac{v_{\text{out}}}{d} = \frac{V_{\text{out}}}{DD'} \left( \frac{1 - \frac{s}{(D'^2 V_{\text{out}} / DLI_g)}}{1 + \frac{s}{D'^2 R_{ac} / L} + \frac{s^2}{D'^2 / LC}} \right),
\]

(3)
which is consistent with the equation for the inverting buck-boost converter [2].

b) *Small-signal model of power stage with respect to change in line (input) voltage:* When the input voltage changes from $V_{in}$ to $V_{in} + v_{in}$, the following changes occur in the power stage (Figure 2). Node voltage $V_{ph1}$ increases by $Dv_{in}$ and can be represented by a voltage source [Figure 4(b)]. Due to the increase in voltage across the inductor, the inductor current increases by $i_{in1}$, part of which flows into the output node as $D'i_{in1}$, increasing the output voltage by $v_{out1}$. The increase in output voltage increases the node voltage $V_{ph2}$ by $D'v_{out1}$, which reduces the inductor to $i_{in}$, and ultimately settles down the output voltage to $v_{out}$. These parameters are represented in the equivalent circuit model shown in Figure 4(b).

The line-to-output transfer function, without considering $R_{C_{ESR}}$, is given by,

$$\frac{v_{out}}{v_{in}} = \frac{D}{D'} \left( \frac{1}{1 + s} + \frac{s}{D'^2 R_{ac} / L + \frac{s^2}{D'^2 / LC}} \right) \quad (4)$$

Equations (3) and (4) are compared with the standard second order transfer function [2], and expression for DC gain, poles and zeros are presented in Table 1. Also, the effect of the output capacitor ESR, which introduces a left-half plane (LHP) zero in both the transfer functions is shown.

**III.B. Analysis of the transfer functions for different loads**

The load at the converter output can vary significantly depending on the application. To design the converter’s control-loop compensation that is stable across all loading conditions, the transfer functions (derived earlier in Section III.A) are analyzed for the two extremes: (a) a pure current source load with high ac output impedance, and (b) a simple resistive load with relatively low impedance (equal to value of the resistor) to ensure stable control-loop compensation. For loads with equal current, the ac impedance ($R_{ac}$) modulates the quality factor (Q-factor) of the
second-order denominator of both the transfer functions [Equations (3) and (4)] between the two extremes identified. The gain and phase plots comparing the control-to-output transfer function frequency response for the two loads are presented in Figure 5. The parameters used for generating the plots are: $D = 0.75$, $R = 10 \text{ } \Omega$ (resistive load), $I_o = 0.4 \text{ } \text{A}$ (current source load), $L = 2.2 \text{ } \mu\text{H}$, $C = 47 \text{ } \mu\text{F}$, $R_{C,\text{ESR}} = 70 \text{ } \text{m}\Omega$, $R_{ac} = 10 \text{ } \Omega/1 \text{ } \text{M}\Omega$ (resistive/current source load), and $V_{in} = 3.0 \text{ } \text{V}$. For a resistive load, a change in the output voltage directly translates to a change in the load current, thereby absorbing the extra energy during the peak, which is ultimately reflected as degraded Q-factor. For a current-source load, a change in the output voltage does not affect its current (because of its high impedance); consequently Q is higher. The real part of the complex-conjugate poles, the right- and left-half plane (capacitor ESR zero) zeros remain unchanged under both loading conditions.

III.C. Control Scheme and Frequency Compensation

While other controlling schemes [13] can be used for closed-loop control, voltage mode was considered for this design because of its simplicity (no inductor current information is required). Voltage-mode control enjoys popularity in the industry for simple, point-of-load DC-DC converter applications [14]. As with the boost converter, the right-half plane (RHP) zero limits the unity-gain frequency (UGF) of the closed-loop performance of the buck-boost converter. Therefore, the RHP zero is designed to reside far beyond the UGF. Considering the expression given in Table 1, the RHP zero is at the lowest frequency when the duty cycle is at its peak, which corresponds to the highest output voltage value. For a specified $V_{out}$, load current $I_o$, and input voltage $V_{in}$ combination, a smaller inductor pushes out the RHP zero, which results in higher peak-current rating requirements for the switching devices and induces more RMS power losses in the current-flowing path.
Therefore, the compensation design depends on the location of the left-half plane (LHP) zero arising as result of the ESR of the output capacitor. Feedback-loop compensation design for the two cases: (a) when the ESR zero is located within the desired UGF and (b) when the ESR zero is far from the desired UGF have been explained in [3], [15]. Since the location of the transfer function poles and zeros vary with the duty cycle, the converter is compensated for the lowest frequency poles and zeros, which occurs when the duty cycle is at its peak.

III.D. Duty-Cycle Limiting

During start-up and transient (load and control voltage) events, the duty cycle changes between extremes. For example, during start-up, the reference voltage can be higher than the feedback voltage, especially if considering an independent, dynamic voltage reference. Consequently, the error amplifier’s output goes to the positive rail, in other words, equal to or greater than the peak sawtooth voltage, which results in the PWM comparator’s output reaching the negative rail throughout the entire switching period. The transistors \(M_1\) and \(M_3\) (Figure 2) are therefore turned on, impressing the input voltage upon the inductor. The inductor current never flows into the output during this interval; therefore, the output voltage remains unchanged. However, the inductor current continues to increase until the resistance of the path limits it, but such a high current can damage the inductor and power switches, even before reaching the limit. This phenomenon is avoided by choosing the positive rail supply voltage of the error amplifier to be less than the peak value of the sawtooth waveform, as shown in Figure 6, thereby limiting the duty cycle to less than unity.

III.E. Dead-time Control

Dead-time control in synchronous converters is required to prevent “shoot-through current” which is an unnecessary power loss resulting when the rectifier and pass transistors are both conducting current simultaneously. A simple fixed-delay dead-time control scheme is adopted for the discrete prototype presented. The schematic of the control scheme and the
relevant waveforms are shown in Figure 7. The delay time of the logic gates 1 and 2, $\delta$, is assumed to be much larger than signal delay in the power transistors and in gate 3. In the prototype implementation, RC circuits are used in conjunction with logic gates 1 and 2 to realize these delays. Advanced schemes (e.g., adaptive and predictive dead-time controls [16]) may be implemented to reduce body-diode conduction, gate-drive and switching losses in the converter.

III.F. Power Loss Analysis

Theoretical estimation of power losses in the converter is required to determine the efficiency limit and improve its efficiency further using power saving techniques. Mathematical expressions for power loss mechanisms in switching converters are found in [2], [3], [17]. The power loss equations for a buck-converter given in [18] are extended for the buck-boost converter, and are summarized in Table 2. Various notations used in the table are as follows:

$I_{L,I_{L,\text{rms}}}/\Delta I_{L}$ = Average/RMS/peak-to-peak inductor current, $t_{\text{dead}}$ = Dead time, $R_{DS}$ = Transistor ON resistance, $V_{\text{DIODE}}$ = Body-diode voltage drop, $R_{L,\text{ESR}}$ = Inductor, $I_{\text{OUT}}$ = Output current, $f_{s}$ = $1/T_{S}$ = Switching frequency, $C_{\text{ISS}}$ = Input capacitance of the switching transistor, $t_{X}/t_{Y}$ = Voltage and current overlap time during switching on and off at $V_{\text{ph1}}/V_{\text{ph2}}$ node, $V_{\text{GATE}}$ = NMOS gate-drive voltage, $k$ = Core loss factor of the inductor.

IV. HARDWARE DESIGN AND IMPLEMENTATION

To realize a dynamic, non-inverting, buck-boost converter for the efficient linear power amplifier (PA) system (Figure 1), the output voltage is chosen to vary from 0.4–4.0 V, and input voltage of 2.4–3.5 V is selected to illustrate converter’s ability to regulate under varying input supply. A switching frequency of 500 kHz is chosen for smaller inductor and capacitor and sufficient open-loop bandwidth (20 kHz, in this case) to meet the transient requirements of the PA application. Details of the converter specifications are presented in Table 3.
IV.A. Power Stage Design

a) Selection of Inductor: The maximum value of duty cycle \((D_{\text{max}})\) is calculated to be 0.62, using the expression:

\[
D = \frac{V_{\text{out}} + 2V_{\text{SW}}}{V_{\text{in}} + V_{\text{out}} - 2V_{\text{SW}}},
\]

where the voltage drops across the switches \((V_{\text{SW}})\) is assumed to be 0.1 V, output voltage \(V_{\text{out}}\) is substituted with its maximum value 4.0 V, and input voltage \(V_{\text{in}}\) of 3.0 V. The maximum average inductor current is given as: \(I_{L,\text{avg},\text{max}} = I_{O,\text{max}} / (1 - D_{\text{max}}) = 2.1\) A. Assuming peak-to-peak inductor ripple current to be 1.47 A \(\{\Delta I_L = 0.7I_{L,\text{avg}}\}\), the peak current is calculated to be 2.84 A \(\{I_{L,\text{peak}} = I_{L,\text{avg}} + \Delta I_L / 2\}\). Consequently, the maximum RMS inductor current is 2.14 A \(\{I_{L,\text{rms},\text{max}} = \sqrt{I_L^2 + \Delta I_L^2 / 12}\}\), and the value of the inductor is calculated to be 2.36 \(\mu\)H using the following expression:

\[
L = \frac{(V_{\text{in}} - 2V_{\text{SW}})D_{\text{max}}}{f_S \Delta I_L}.
\]

For the prototype, an inductor of 2.2 \(\mu\)H with dc current rating 3.5 A and ripple current rating of 2 A was selected.

b) Selection of the output and input capacitors: Since there is no inductive element between the output diode (switch) and the capacitor, large instantaneous values of currents flowing in and out of the output capacitor generates an output ripple voltage which is dependent on its ESR and equivalent series inductance (ESL), which is a parasitic element in series with the capacitor. Assuming the capacitor has a very small ESL, the output ripple voltage \((\Delta V_O)\) is given by:

\[
\Delta V_O = \Delta V_{O,\text{CAP}} + \Delta V_{O,\text{ESR}} = \frac{I_{O}(1 - D)}{f_S C_O} + I_{\text{peak}} R_{C_{\text{ESR}}}.
\]

where \(\Delta V_{O,\text{CAP}}\) and \(\Delta V_{O,\text{ESR}}\) are ripple voltages due to the capacitor and its ESR, respectively. For a maximum output ripple voltage of 100 mV, assuming the maximum capacitive ripple
voltage is 10 mV and its ESR ripple voltage is 90 mV, the capacitor value is found to be 36.9 µF with an expected ESR of 32 mΩ. However, because of availability constraints, a tantalum capacitor of 47 µF with an ESR of 70 mΩ and a voltage rating of 6.3 V was chosen for the prototype design. Consequently, the expected maximum output peak-to-peak ripple is 207 mV for an ideal converter (i.e., 100 % efficient). However, due to the power losses in the converter a higher value of inductor current can be expected, which results in a higher peak-to-peak current flowing out of the output capacitor ESR yielding a higher output ripple.

Similar to the output, the instantaneous value of current coming in and out of the battery is very high in buck-boost converter. To limit the ripple in the line voltage within 100 mV, an input capacitor of 100 µF (ESR of 70 mΩ) and output voltage rating of 6.3 V is therefore chosen.

c) Power Transistor Selection: The peak current rating of the power transistors is equal to the peak inductor current (3.0 A, in this case). The maximum average current flowing through the power switches is the higher of currents \((1-D_{\text{min}})I_{L,\text{avg}}\) and \(D_{\text{max}}I_{L,\text{avg}}\). Fairchild Semiconductor’s NDS9933A dual-PMOS and NDS9958 dual-NMOS transistors are chosen for the prototype.

IV.B. Compensation Design

The converter is designed to be stable for a maximum duty cycle of 0.75 and to achieve a closed-loop, unity-gain frequency (UGF) of 20 kHz. The LC-double poles, capacitor-ESR zero, and RHP zero are calculated (using expressions in Table 1) to be 3.912 kHz, 48.37 kHz, and 30.143 kHz, respectively. The DC gain of the power stage and PWM modulator are 26.58 dB and –12.04 dB (corresponding to a peak saw tooth voltage of 4 V), which results in a total open-loop DC gain of 14.54 dB.

A Type-III compensation scheme [4], [15] is chosen, along with the component values shown in Figure 8. Resistors \(R_4\) and \(R_5\) set the DC filter gain,

\[
\frac{V_{\text{out}}}{V_{\text{ref}}} = 1 + \frac{R_4}{R_5}.
\]  
(8)
Two zeros [from $R_1C_1$, and the other from $(R_4 + R_3)C_3$] are added at the same frequency as the LC double pole to compensate for the gain and sharp phase change. Assuming $C_1$ is much larger than $C_2$, capacitor $C_1$ is selected to ensure the open-loop gain of the system (modulator, LC filter, and error amplifier) is 0 dB at the UGF. The values of $R_3$ and $C_3$ are chosen to place a pole at the desired UGF, 20 kHz. Capacitor $C_2$ sets the dominant pole and ensures 20 dB/dec roll-off (detailed expressions can be found in [15]). The gain and phase of the control-to-output open-loop transfer function with and without compensation are shown in simulation results presented in Figure 9.

**IV.C. Slow-start and dynamic reference control signal bypass circuit**

To reduce initial transients, and prevent catastrophic failures, a start-up circuit was incorporated into the design of the prototype converter (shown in Figure 10). When the supply is turned on, the comparator output is high and the slowly charging capacitor output voltage is used as a reference voltage for the converter. After the converter reaches a predetermined threshold, the comparator output goes low and the dynamic control signal enables the reference signal to control the DC-DC converter.

**V. EXPERIMENTAL RESULTS AND DISCUSSIONS**

The node voltage $V_{ph1}$, output ripple voltage and inductor current waveforms shown in Figure 11(a) illustrate the functionality of the converter. Gate-drive signals for the PMOS and NMOS of the buck stage and the inductor current waveform shown in Figure 11(b) verify the functionality of the dead-time control scheme.

Figures 12(a) and 12(b) illustrate the variation of percentage error in the output voltage (maximum of 2.8 % at 0.4 V with a current source load of 0.4 A) and peak-to-peak ripple (maximum of 275 mV for a load current of 0.65 A) with the output voltage, respectively. The error in the output voltage is attributed to the finite loop gain of the control loop, the parasitic resistance in the switching-current-flowing path and the offset voltage of the error amplifier. The
absolute value of error voltage (which is the product of current and parasitic resistance) is the same for equal load currents—the percentage error decreases with higher output voltage. The ripple in the output is as a result of peak-to-peak ripple current flowing through the ESR and ESL of the output capacitor. For constant load currents, although the average inductor current is constant, ripple inductor current increases for higher output voltages (larger duty cycles). For resistive loads, with higher output voltages the load current increases, leading to higher peak-to-peak ripple currents and consequently higher ripple voltage. Although, the maximum peak-to-peak ripple voltage was estimated for a maximum load current of 0.8 A, due to the power losses in the converter ripple measurement was possible up to 0.65 A for which the theoretically estimated ripple is 172 mV. The error between estimated ripple (172 mV) and measured ripple (275 mV) can be attributed to several factors: (a) difference between actual current and estimated current flowing through the capacitor ESR because of the power losses in the converter, (b) measurement uncertainty because of the capacitor and instrument ESL generated spikes, and (c) deviation of actual ESR value of the capacitor from the data sheet specifications.

Efficiency curves of the converter at various load currents and different output voltages are presented in Figure 13(a) showing higher efficiency at higher load current and output voltage. The efficiency is not very high because the discrete switches used in the prototype are not customized for low voltage applications - they have a much higher ON resistance due to their reduced gate drive. For the same output power with higher current and lower voltage, conduction loss is more than with lower current and higher voltage, resulting in degraded efficiency. Like other switching converters, the switching loss is dominant at light loading conditions. Theoretical estimation of the converter efficiency for an output voltage of 3.6 V exhibits a reasonable match with the experimental results, as shown in Figure 13(b).
The line (LNR) and load (LDR) regulation of the converter is limited to 0.3 % and −1 %, respectively. Figure 14(a) shows the change in output voltage with a step change in the reference control signal. The converter takes approximately 300 µsec to reach 4 V, from its initial condition of 0 V. Figure 14(b) shows the transient response of the output voltage with a step change in load current of 0.5 A, which exhibits having transient and steady-stage error of 40 and 50 mV, respectively, and a response time of 200 µsec. Experimental results of the converter are compared with the targeted values in Table 4, which shows that the converter meets the desired specifications except output ripple voltage, because of the higher value of output capacitor ESR used in the prototype than that is expected from theoretical considerations.

VI. CONCLUSION

The design and experimental results of a dynamic, non-inverting, synchronous, buck-boost converter with wide input supply and output voltage range is presented in this paper. The converter output voltage is dynamically adjustable (on the fly) from 0.4 to 4.0 V, while supplying a load current up to 0.65 A from an input supply of 2.4–3.4 V. The worst-case response times of the converter for a 0.4 to 4 V step and a load-current step of 0 to 0.5 A are less than 300 and 200 µsec, respectively, yielding only an output transient error voltage of 40 mV. The maximum measured output voltage error and peak-to-peak ripple are 2.8 % and 275 mV, respectively. The measured ripple is higher than the desired ripple because of the output capacitor used in the prototype has a higher ESR that the expected value. Although the prototype was not optimized for efficiency, its efficiency can be improved by using power transistors with lower ON-resistance values.

An intuitive derivation of the time-averaged model of the power stage of the converter is also discussed, which reveals the characteristics of the system under extreme, worst-case loading conditions from pure current source to a pure resistive load. A pure current source load (infinite
output impedance) shows a higher $Q$ at the resonant LC poles frequency. Overall, with the increasing use of battery-operated portable devices, to run the systems at their peak performance levels (even when the battery is close to fully discharged), non-inverting buck-boost converters play a pivotal role in the next generation power management circuits, especially as it pertains to SOC implementations.

**VII. ACKNOWLEDGEMENTS**

The authors thank National Semiconductor Corporation for funding this research through the Yamacraw Research Initiative at Georgia Institute of Technology. The authors also thank anonymous reviewers for their comments and suggestions.

**VII. REFERENCES**


Table 1. Small-signal transfer function parameters of the non-inverting buck-boost converter.

<table>
<thead>
<tr>
<th></th>
<th>Change in duty cycle</th>
<th>Change in line voltage</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Gain</td>
<td>$V_{out} / DD'$</td>
<td>$D / D'$</td>
<td>-</td>
</tr>
<tr>
<td>Center frequency</td>
<td>$D' / 2\pi\sqrt{LC}$</td>
<td>$D' / 2\pi\sqrt{LC}$</td>
<td>Hz</td>
</tr>
<tr>
<td>Denominator Q</td>
<td>$D'R_{\infty} / \sqrt{L/C}$</td>
<td>$D'R_{\infty} / \sqrt{L/C}$</td>
<td>-</td>
</tr>
<tr>
<td>Right-half plane zero</td>
<td>$D'^2(V_{out} / I_o) / 2\pi DL$</td>
<td>$\infty$</td>
<td>Hz</td>
</tr>
<tr>
<td>Left-half plane zero</td>
<td>$1 / 2\pi R_{c_{ESR}} C$</td>
<td>$1 / 2\pi R_{c_{ESR}} C$</td>
<td>Hz</td>
</tr>
</tbody>
</table>
### Table 2. Summary of power losses in the buck-boost converter.

<table>
<thead>
<tr>
<th>Mechanism</th>
<th>Expression</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CONDUCTION LOSSES</strong></td>
<td></td>
</tr>
<tr>
<td>Buck-PMOS and Boost NMOS</td>
<td>$DI_{L,\text{rms}}^2 (R_{DS,\text{PMOS}} + R_{DS,\text{NMOS}})$</td>
</tr>
<tr>
<td>Buck-NMOS and Boost PMOS</td>
<td>$(1 - D - (2t_{\text{dead}} / T_S))I_{L,\text{rms}}^2 (R_{DS,\text{NMOS}} + R_{DS,\text{PMOS}})$</td>
</tr>
<tr>
<td>Body diodes</td>
<td>$(2t_{\text{dead}} / T_S)I_{L,\text{rms}} V_{\text{DIODE}}$</td>
</tr>
<tr>
<td>Inductor resistive loss</td>
<td>$I_{L,\text{rms}}^2 R_{L,\text{ESR}}$</td>
</tr>
<tr>
<td>Capacitor ESR loss</td>
<td>$(D I_{\text{OUT}}^2 + (1 - D)(AI_{L}^2 / 12)) R_{C,\text{ESR}}$</td>
</tr>
<tr>
<td><strong>SWITCHING LOSSES</strong> and <strong>CORE LOSSES</strong></td>
<td></td>
</tr>
<tr>
<td>V-I overlap for $V_{\text{ph1}}$</td>
<td>$I_L V_{\text{IN}} t_X f_s$</td>
</tr>
<tr>
<td>V-I overlap for $V_{\text{ph2}}$</td>
<td>$I_L V_{\text{OUT}} t_Y f_s$</td>
</tr>
<tr>
<td>NMOS gate-drive losses</td>
<td>$2C_{\text{ISS,NMOS}} V_{\text{GATE}}^2 f_s$</td>
</tr>
<tr>
<td>PMOS gate-drive losses</td>
<td>$C_{\text{ISS,PMOS}} (V_{\text{IN}}^2 + V_{\text{OUT}}^2) f_s$</td>
</tr>
<tr>
<td>Core loss</td>
<td>$k I_{L,\text{peak}}^2 f_s$</td>
</tr>
</tbody>
</table>

### Table 3. Prototype buck-boost converter specifications.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>2.5-3.2 V</td>
</tr>
<tr>
<td>Output voltage</td>
<td>0.4-4.0 V</td>
</tr>
<tr>
<td>Load current</td>
<td>0.05-0.8 A</td>
</tr>
<tr>
<td>Ripple voltage</td>
<td>$\leq$100 mV</td>
</tr>
<tr>
<td>Load resistance</td>
<td>5-7 Ohms</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>500 kHz</td>
</tr>
</tbody>
</table>
Table 4. Experimental results of the prototype buck-boost converter.

<table>
<thead>
<tr>
<th>Specifications</th>
<th>Target</th>
<th>Experimental</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>2.5-3.2 V</td>
<td>2.4-3.4 V</td>
</tr>
<tr>
<td>Output voltage</td>
<td>0.4-4.0 V</td>
<td>0.4-4.0 V</td>
</tr>
<tr>
<td>Output voltage accuracy</td>
<td>-</td>
<td>0.5-3 %</td>
</tr>
<tr>
<td>Peak-to-peak ripple</td>
<td>≤ 100 mV</td>
<td>≤ 275 mV</td>
</tr>
<tr>
<td>Line regulation (Range: 2.4-3.4 V)</td>
<td>-</td>
<td>≤ 0.3 %</td>
</tr>
<tr>
<td>Load regulation (Range: 0.05-0.6 A)</td>
<td>-</td>
<td>≤ -1.0 %</td>
</tr>
<tr>
<td>Efficiency</td>
<td>-</td>
<td>10-62 %</td>
</tr>
<tr>
<td>Worst case response to reference signal</td>
<td>≤ 300 µsec</td>
<td>300 µsec</td>
</tr>
<tr>
<td>Response to load step change</td>
<td>≤ 300 µsec</td>
<td>200 µsec</td>
</tr>
</tbody>
</table>

Figure 1. Block diagram of a linear power amplifier system with dynamic supply.

Figure 2. Non-inverting synchronous buck-boost DC-DC converter.
Figure 3. Important waveforms of the non-inverting synchronous buck-boost DC-DC converter.
Figure 4. Time-averaged small-signal model of the buck-boost converter power stage with respect to change in (a) duty cycle and (b) line (input) voltage.

Figure 5. Frequency response of the time-averaged, power stage control-to-output model for resistive and current sink loads.
Figure 6. Illustration of the buck-boost converter duty-cycle limiting.

Figure 7. Fixed dead-time control scheme and relevant waveforms of the buck-boost converter.

Figure 8. Type-III network (2-zeros and 3-poles) designed for compensating the buck-boost converter.
Figure 9. Gain and phase plots of the open-loop control-to-output transfer function of the buck-boost converter with and without error amplifier compensation.

Figure 10. Slow start and dynamic control reference bypass circuit.

Figure 11. Experimental buck-boost converter (a) output ripple, node voltage \( V_{\text{ph1}} \), and inductor current waveforms, (b) gate-drive signals.
Figure 12. (a) Percentage output voltage error and (b) variation of the output ripple voltage of the prototype buck-boost converter.

Figure 13. (a) Efficiency of the prototype converter under various load currents and at different output voltages and (b) comparison of theoretical and experimental efficiency profiles of the buck-boost converter for an output voltage of 3.6 V.
Figure 14. Converter response to (a) worst-case step change in control reference signal, (b) step change in load current.