# A Single-Inductor 0.35-µm CMOS Energy-Investing Piezoelectric Harvester

Dongwon Kwon, *Member, IEEE*, and Gabriel A. Rincón-Mora, *Fellow, IEEE* Georgia Institute of Technology, Atlanta, Georgia, U.S.A. E-mail: dkwon3@gatech.edu and rincon-mora@gatech.edu Address: 777 Atlantic Drive, Atlanta, GA 30332, U.S.A., Tel: (+1) 404-723-1376

Abstract—Although miniaturized piezoelectric transducers usually derive more power from motion than their electrostatic and electromagnetic counterparts, they still generate little power. The reason for this is that the electromechanical coupling factor is low, which means the damping force that tiny transducers impose on vibrations (when drawing power) is hardly noticeable. The single-inductor 0.35- $\mu$ m CMOS piezoelectric harvester proposed in this paper counters this deficiency by investing energy from the battery into the transducer. The idea is to strengthen the electrostatic force against which vibrations work. This way, the circuit draws more power from the transducer, up to 79  $\mu$ W from a 2.7-cm piezoelectric cantilever that is driven up to 0.25 m/s<sup>2</sup>. Of the 79  $\mu$ W drawn at 0.25 m/s<sup>2</sup> when investing 91 nJ of battery energy, the system outputs 52  $\mu$ W, which is 3.6 times more output power than the 14.5  $\mu$ W that a full-wave bridge rectifier with zero-volt diodes at its maximum power point can deliver from the same source. With 630 nW lost to the controller, power-conversion efficiency peaks at 69% when the harvester outputs 46  $\mu$ W of the 67  $\mu$ W it draws from the transducer at 0.25 m/s<sup>2</sup> when investing 0.8 nJ of battery energy.

Index Terms—Piezoelectric harvester, electrostatic damping force, energy investment, ambient vibration and motion, switched single-inductor ac-dc converter, switching supply, powering wireless microsensors, small miniaturized transducers.

#### I. PIEZOELECTRIC HARVESTERS

Wireless microsensors can add energy-saving and performance-enhancing intelligence to the 2 human body, moving mechanical systems, and other inaccessible places, not to mention difficult-3 to-manage infrastructures like manufacturing plants, hospitals, and military camps [1]–[4]. 4 Unfortunately, the batteries that these small systems can afford to incorporate are tiny and, as a 5 result, easily exhaustible. This is a challenge because sending personnel to recharge or replace 6 7 batteries is often impossible or prohibitively expensive, especially when considering a large network of devices. Luckily, energy in light, heat, electromagnetic radiation, and motion is vast, 8 environmentally safe, and inexpensive. But more importantly, harvesting ambient power 9 10 eliminates the bulky "tank" that fuel cells and batteries typically require.

Of possible sources, kinetic energy in motion is attractive because vibrations are abundant in 11 the environment. This is why piezoelectric transducers are popular today, and because they 12 generate more power from motion under similar space constraints than their electrostatic and 13 14 electromagnetic counterparts [2]–[3]. With this technology, vibrations shift the molecular structure of piezoelectric materials to separate charge and establish a voltage across the surfaces. 15 The electrostatic force that results then reinforces the elastic force of the material to work against 16 17 vibrations. This way, the device draws energy in both the mechanical domain as potential energy and in the electrical domain as charge. 18

In a harvesting system, the transducer in Fig. 1a converts kinetic energy in motion  $E_{KE}$  into electrical energy  $E_{EE}$ . A harvester circuit then draws what it can from  $E_{EE}$  as input energy  $E_{IN}$  to output charge energy  $E_{CHG}$  with which to replenish a battery or a storage capacitor. Internally, the alternating current  $i_{PZ}$  and parallel capacitance  $C_{PZ}$  in Fig. 1b model how charges in the transducer establish the electrostatic force that dampens vibrations [4]. Resistance  $R_{LEAK}$ represents the dielectric leakage of the transducer, which is usually insignificant.

Unfortunately, the alternating voltages that vibrations produce across C<sub>PZ</sub> cannot charge a 1 battery or a capacitor directly. Modern systems resort to full- or half-wave diode-bridge rectifiers 2 for this purpose. To reduce power consumption and the threshold voltage above which these 3 rectifiers can draw current, engineers often replace asynchronous diodes with synchronous MOS 4 switches [5]-[8]. But still, when vibrations are weak and transducers are tiny [9]-[10], 5 piezoelectric voltages can be so low that diode-bridge rectifiers can only extract power when 6 their rectified outputs v<sub>RECT</sub> are impractically low. This constraint limits diode-bridge networks 7 8 to applications that exhibit strong vibrations or that can accommodate large transducers.

Interestingly, diode-bridge networks generate maximum power when v<sub>RECT</sub> is half of v<sub>PZ</sub>'s 9 open-circuit amplitude  $v_{PZ(OC)}$ . This is why [11]–[12] incorporate a switching converter and a 10 capacitor  $C_{RECT}$  that decouples the battery voltage  $v_{BAT}$  from  $v_{RECT}$  and loads  $C_{RECT}$  only to the 11 extent that v<sub>RECT</sub> stays near its maximum power point. Since vibration strength can change with 12 time, [11]–[12] also interrupt the harvesting process to monitor  $v_{PZ(OC)}$  and adjust  $v_{RECT}$ . This 13 approach is good for periodic vibrations whose  $v_{PZ(OC)}$  hardly changes over time because the time 14 between sacrificial refresh cycles can be long. v<sub>PZ(OC)</sub> for shock-induced and other random 15 vibrations, however, changes from cycle to cycle, so halting the process to sense  $v_{PZ(OC)}$  is less 16 viable in these latter cases. 17

Another limitation to diode-bridge rectifiers is that iPZ must first charge CPZ to VRECT before 18 the system can clamp  $v_{PZ}$  to  $v_{RECT}$  and output power. In other words,  $i_{PZ}$  loses charge energy to 19  $C_{PZ}$  when transitioning  $v_{PZ}$  between  $-v_{RECT}$  and  $+v_{RECT}$ . [13] cuts this requirement in half by 20 discharging  $C_{PZ}$  to ground with a switch and using  $i_{PZ}$  to raise  $v_{PZ}$  to  $-v_{RECT}$  or  $+v_{RECT}$  from 21 22 ground. Better yet, [13]-[14] drain  $C_{PZ}$  into a recycling inductor  $L_{RE}$  and use the energy deposited in  $L_{RE}$  to recharge  $C_{PZ}$  in the other direction. This way, the system recycles  $C_{PZ}$ 's 23 energy and i<sub>PZ</sub> can therefore flow almost continuously into v<sub>RECT</sub>. For this, though, the system 24 25 requires a full-wave diode-bridge rectifier, a switching converter that decouples v<sub>BAT</sub> from v<sub>RECT</sub>,

a rectifying capacitor, and a recycling inductor along with its synchronizing network, which
 combined dissipate more power and occupy more space than its non-recycling predecessors.

Instead, [15]–[16] let i<sub>PZ</sub> energize C<sub>PZ</sub> across i<sub>PZ</sub>'s half cycles and use an inductor to quickly
drain C<sub>PZ</sub> into a battery between half cycles. This way, the system discards the full-wave diodebridge rectifier, the rectifying capacitor, and the recycling inductor to save energy and space.
Still, the electrostatic force that small transducers establish is so poor that output power is low
when vibrations are weak.

[17]–[18] invest energy into C<sub>PZ</sub> to strengthen the electrostatic force and, as a result, draw 8 more power from vibrations. For this, though, [17]–[18] require multiple off-chip inductors and a 9 high battery voltage. The harvester simulated in [19], briefly presented in [20], and prototyped 10 and evaluated here, however, invests, draws, and transfers energy with one inductor, two 11 12 switches, and a controller. To comprehend the mechanics of the system, Section II explains how the harvester invests energy to draw more power from weak vibrations and Section III describes 13 the integrated circuit (IC) fabricated for this purpose. Sections IV and V then evaluate and 14 discuss measured performance and Section VI draws relevant conclusions. 15

16

### **II. ENERGY-INVESTING SYSTEM**

## 17 A. Role of Investment

Extracting power from kinetic energy in motion ultimately diminishes the effects of the propelling force. This means that harvesting energy opposes motion and, as a result, slows down the transducer. Therefore, boosting the opposing force that a transducer imposes draws more energy from movement. Except, raising this force beyond a critical threshold can damp motion to such an extent that movement ceases. Exceeding this critical damping point, however, is unlikely with small transducers because their electromechanical coupling factor is substantially low.

In the case of piezoelectric transducers, the charge across the piezoelectric capacitance  $C_{PZ}$ establishes the electrostatic force that converts kinetic energy  $E_{KE}$  in motion into static electrical

energy  $E_{EE}$  [18]. This means that recycling or investing battery energy to charge  $C_{PZ}$  strengthens the damping force with which the transducer opposes motion to convert more mechanical energy into the electrical domain. To see this, consider that linear changes in  $C_{PZ}$ 's voltage  $v_{PZ}$  produce quadratic changes in  $C_{PZ}$ 's energy  $0.5C_{PZ}v_{PZ}^2$ . So pre-charging  $C_{PZ}$  to  $V_{PC}$  with energy  $E_{PC}$  or  $0.5C_{PZ}V_{PC}^2$  and allowing  $i_{PZ}$  to charge  $C_{PZ}$  further to  $V_{PC} + \Delta v_{PZ}$  ultimately deposits  $C_{PZ}\Delta v_{PZ}V_{PC}$ more energy than the  $0.5C_{PZ}\Delta v_{PZ}^2$  that  $i_{PZ}$  can output without  $V_{PC}$ :

7 
$$E_{\rm NET} = E_{\rm PZ(F)} - E_{\rm PC} = 0.5C_{\rm PZ} \left(V_{\rm PC} + \Delta v_{\rm PZ}\right)^2 - 0.5C_{\rm PZ} V_{\rm PC}^2 = 0.5C_{\rm PZ} \Delta v_{\rm PZ}^2 + C_{\rm PZ} \Delta v_{\rm PZ} V_{\rm PC}, \quad (1)$$

8 where  $E_{NET}$  is the net energy delivered and  $E_{PZ(F)}$  is  $C_{PZ}$ 's energy when  $v_{PZ}$  is  $V_{PC} + \Delta v_{PZ}$ . Note 9 that this holds only as long as the transducer's opposing force is below the over-damping point.

# 10 *B. Proposed Energy-Investing Harvester*

11 In the proposed system in Fig. 2, switches  $M_{NPZ}$  and  $M_{PBAT}$  open across  $i_{PZ}$ 's positive half cycle to let  $i_{PZ}$  charge  $C_{PZ}$  to positive peak  $v_{PZ(PK)+}$ .  $M_{PBAT}$  then closes across investment time  $\tau_I$  to 12 deposit battery energy into inductor L<sub>H</sub>, the result of which is to raise L<sub>H</sub>'s current i<sub>L</sub> to roughly 13 20 mA. Next, M<sub>PBAT</sub> opens and M<sub>NPZ</sub> closes to drain C<sub>PZ</sub>'s harvested energy into L<sub>H</sub> across  $\tau_{H^+}$ . 14  $M_{NPZ}$  remains closed until L<sub>H</sub> depletes all its energy (when i<sub>L</sub> is zero) back into C<sub>PZ</sub> to pre-charge 15  $C_{PZ}$  to negative pre-charge voltage  $-V_{PC}$ . In other words, the system invests battery energy and 16 the energy harvested across i<sub>PZ</sub>'s positive half cycle back into C<sub>PZ</sub>, which means the transducer's 17 electrostatic damping force is higher across i<sub>PZ</sub>'s negative half cycle than across the positive 18 counterpart. 19

After the investment process,  $M_{NPZ}$  and  $M_{PBAT}$  again open to allow  $i_{PZ}$  to charge  $C_{PZ}$  further in the negative direction. At the end of  $i_{PZ}$ 's negative half cycle, when  $v_{PZ}$  peaks at  $-v_{PZ(PK)-}$ ,  $M_{NPZ}$ closes across  $\tau_{H-}$  to discharge  $C_{PZ}$  into  $L_{H}$ . Afterwards,  $M_{NPZ}$  opens and  $M_{PBAT}$  closes across  $\tau_{CHG}$ to drain  $L_{H}$  into the battery  $v_{BAT}$ .

Since transferring energy into and out of  $L_{\rm H}$  only requires 7  $\mu$ s of the 3.5-ms vibration period, the system can invest and harvest energy with just one inductor. Plus, because the switched inductor does not need to clamp  $v_{PZ}$  to  $v_{BAT}$  to draw the energy harvested in  $C_{PZ}$ , the system can raise  $V_{PC}$  well above  $v_{BAT}$  and  $v_{PZ(PK)+}$  to establish a higher damping force in the transducer. In practice, however, the transducer's critical damping point, the conduction and gate-drive losses that result from investing energy into  $C_{PZ}$ , and in extreme cases, the time required to invest energy ultimately limit  $V_{PC}$ .

In this process, the system recycles the energy harvested  $E_{H^+}$  across  $i_{PZ}$ 's positive half cycle and draws battery energy  $E_{I(BAT)}$  to invest  $E_{PC}$  or  $0.5C_{PZ}V_{PC}^2$  into  $C_{PZ}$ .  $v_{BAT}$  therefore supplements  $E_{H^+}$  in  $E_{PC}$  and also supplies the power that conduction, gate-drive, and quiescent losses  $E_{LOSS^+}$  in the system consume to this point in the cycle:

10 
$$E_{I(BAT)} = E_{PC} - E_{H^+} + E_{LOSS^+} = 0.5 C_{PZ} V_{PC}^2 - 0.5 C_{PZ} v_{PZ(PK)^+}^2 + E_{LOSS^+}.$$
 (2)

11 At the end of  $i_{PZ}$ 's negative half cycle,  $L_H$  delivers the portion of  $C_{PZ}$ 's energy  $0.5C_{PZ}v_{PZ(PK)-}^2$  that 12 the system does not dissipate as losses  $E_{LOSS-}$  to  $v_{BAT}$  as  $E_{CHG}$ :

13 
$$E_{CHG} = 0.5C_{PZ}v_{PZ(PK)-}^2 - E_{LOSS-}$$
 (3)

14 As a result,  $v_{BAT}$  receives the charge in  $E_{CHG}$  that  $v_{BAT}$  did not lose with  $E_{I(BAT)}$ :

15 
$$E_{\text{NET}} = E_{\text{CHG}} - E_{\text{I(BAT)}} = 0.5C_{\text{PZ}} \left( v_{\text{PZ(PK)}^{-}}^2 - V_{\text{PC}}^2 + v_{\text{PZ(PK)}^{+}}^2 \right) - E_{\text{LOSS}^{+}} - E_{\text{LOSS}^{-}}.$$
 (4)

So if the effects of losses on  $v_{PZ}$  are minimal and those of damping are negligible, which is often the case in miniaturized transducers when stimulated with weak vibrations,  $v_{PZ(PK)-}$  is roughly  $V_{PC} + v_{PZ(PK)+}$  like Fig. 2 shows. E<sub>NET</sub> therefore reduces to

19 
$$E_{NET} = C_{PZ} v_{PZ(PK)+}^{2} + C_{PZ} v_{PZ(PK)+} V_{PC} - E_{LOSS+} - E_{LOSS-},$$
(5)

20 which is greater than the system can harvest when not investing energy to charge  $C_{PZ}$  to  $V_{PC}$ .

21 III. INTEGRATED CIRCUIT

The harvester proposed in Fig. 3 integrates the power switches from Fig. 2 with the controller into a 0.35- $\mu$ m CMOS integrated circuit (IC). The 15-nF-10-M $\Omega$  transducer C<sub>PZ</sub>-R<sub>PZ</sub>, the 330- $\mu$ H-1.6- $\Omega$  inductor L<sub>H</sub>, the battery v<sub>BAT</sub>, and the negative-peak detector that Schottky diode D<sub>SS</sub> and the 36-nF capacitor  $C_{SS}$  realize are off chip. The purpose of the negative-peak detector is to establish a substrate voltage that is sufficiently low to keep the body diodes of all NFETs in the system from inadvertently forward-biasing when  $C_{PZ}$ 's  $v_{PZ}$  falls below ground to  $-v_{PZ(PK)-}$ . The detector, however, is not necessary when isolated NFETs are available, or when another converter generates a negative bias voltage, as in [13]. The benefits of  $D_{SS}$  and  $C_{SS}$  over the competing alternatives are lower power, less silicon area, and the use of a more mainstream and less costly CMOS technology.

# 8 *A. Power Stage*

Power switches  $M_{NPZ}$  and  $M_{PBAT}$  in Fig. 3 are thick-oxide 15-V devices because their 9 10 interconnecting terminals swing with vPZ above vBAT and below ground. Since LH's current iL momentarily peaks to milliamps to deliver microwatts on average to v<sub>BAT</sub>, conduction losses can 11 be significant, so M<sub>NPZ</sub>'s and M<sub>PBAT</sub>'s channel lengths are minimum at 1.5 µm. Channel widths 12 are high at 40 and 90 mm to similarly reduce Ohmic losses, but not to the extent that higher 13 parasitic gate capacitance requires more gate-drive power than wider transistors would save with 14 lower conduction losses [23]. In other words, these channel widths should balance Ohmic and 15 gate-drive losses. 16

17 <u>NMOS Driver</u>: Still,  $-v_{PZ(PK)-}$  is so low with respect to ground that driving  $M_{NPZ}$ 's gate across 18  $v_{BAT}$  and  $-v_{PZ(PK)-}$  dissipates considerable power. But since  $M_{NPZ}$ 's gate  $v_{GN}$  only needs a portion 19 of  $v_{PZ(PK)-}$ ,  $M_{NPZ}$ 's driver DRV<sub>N</sub> in Fig. 4 produces no more than a voltage-divided fraction of 20 what flying capacitor C<sub>F</sub> samples when C<sub>F</sub> connects across  $v_{BAT}$  and  $V_{SS}$ :

21 
$$V_{\rm DRV} = \left( V_{\rm BAT} + \left| V_{\rm SS} \right| \right) \left( \frac{C_{\rm F}}{C_{\rm F} + C_{\rm GN}} \right), \tag{6}$$

where  $C_{GN}$  is  $M_{NPZ}$ 's gate capacitance,  $V_{DRV}$  is the voltage that  $C_F$  ultimately drives, and  $C_F$  sets  $V_{DRV}$  to  $0.4(v_{BAT} + |V_{SS}|)$ . So when  $v_{BAT}$  is 4 V and  $-v_{PZ(PK)-}$  is -5.5 V,  $|V_{SS}|$  is roughly 5.5 V and  $V_{DRV}$  is, as a result, about 3.8 V. For this,  $M_{PC}$  and  $M_{NC}$  close to charge  $C_F$  to  $v_{BAT} + |V_{SS}|$  while 1  $M_{TGND}$  grounds  $v_{GN}$  to open  $M_{NPZ}$  across  $i_{PZ}$ 's positive half cycle. Then,  $M_{PC}$ ,  $M_{NC}$ , and  $M_{TGND}$ 2 open and  $M_{PD}$  and  $M_{TD}$  close to connect  $C_F$  across  $v_{GN}$  and  $v_{PZ}$ .  $M_{NPZ}$  closes here because  $v_{GN}$  is 3 at this point, as  $v_{PZ}$  transitions to  $-V_{PC}$ , above  $v_{PZ}$  by  $V_{DRV}$ . Then, the controller opens  $M_{PD}$  and 4  $M_{TD}$  and closes  $M_{TPZ}$  to connect  $v_{GN}$  to  $v_{PZ}$  and, as a result, open  $M_{NPZ}$  across  $i_{PZ}$ 's negative half 5 cycle. When  $v_{PZ}$  peaks to  $-v_{PZ(PK)-}$ , the controller again closes  $M_{PD}$  and  $M_{TD}$  to close  $M_{NPZ}$  and 6 therefore drain  $C_{PZ}$  into  $L_{H}$ .

7 This way, with a lower gate-voltage swing, the driver dissipates 8 of the 24 nJ that the circuit would have consumed had a conventional rail-to-rail inverter driven M<sub>NPZ</sub>. In other words, the 8 power that M<sub>NPZ</sub> and its driver dissipate when gate-drive and Ohmic losses are optimally 9 balanced for low power [23] is higher when swinging from V<sub>SS</sub> to v<sub>BAT</sub>. Here, as Fig. 4a shows, 10  $M_{NPZ}$ 's gate drive is also independent of  $v_{PZ}$  and, as a result, consistent across half cycles.  $M_{NPZ}$ 's 11 peak gate voltage is also higher than the voltage (i.e., v<sub>BAT</sub>) that a rail-to-rail driver would have 12 established. This higher drive helps offset the unfavorable effect that M<sub>NPZ</sub>'s body effect has on 13 its threshold voltage  $v_{TN}$  and, ultimately, on its resistance the Ohmic power it dissipates. 14

Two PFETs in series with their N-well bulks attached to their intermediate junction 15 16 implement M<sub>PC</sub>, half of M<sub>TPZ</sub>, and half of M<sub>TGND</sub> to keep their body diodes from conducting when either terminal voltage rises above the other. M<sub>TD</sub>, M<sub>TPZ</sub>, and M<sub>TGND</sub> are transmission gates 17 18 because NFETs suffer from bulk effect to  $V_{SS}$  when  $v_{PZ}$  is positive and PFETs do not receive sufficient gate-drive voltages when  $v_{PZ}$  is negative. Because  $v_{GN}$  rises above and falls below  $v_{BAT}$ 19 by more than one PMOS threshold voltage, cross-coupled PFET pair M<sub>P1</sub>-M<sub>P2</sub> in the high-20 voltage selector of Fig. 4b supplies the inverters that drive M<sub>TPZ2</sub>-M<sub>TPZ3</sub> and M<sub>TGND2</sub>-M<sub>TGND3</sub> 21 22 with the higher voltage of the two voltages:  $v_{GN}$  or  $v_{BAT}$ . With the higher voltage, the inverters 23 can keep the PFETs off when they should remain off. Note that the non-overlapping clock and the logic gates that drive M<sub>PD</sub>, M<sub>TPZ</sub>, and M<sub>TGND</sub> keep adjacent switches from shorting supplies 24 25 and dissipating shoot-through power.

1 <u>PMOS Driver</u>: Because M<sub>PBAT</sub> in Fig. 3 connects to v<sub>BAT</sub>, M<sub>PBAT</sub>'s gate v<sub>GP</sub> only needs to reach 2  $v_{BAT}$  and ground to open and close  $M_{PBAT}$ . This is why the supplies to the PMOS driver DRV<sub>P</sub> in 3 Fig. 5 are v<sub>BAT</sub> and ground. Ground-connecting transistors M<sub>P5b</sub> and M<sub>P5d</sub> are P type to limit  $M_{PBAT}$ 's and  $M_{P5a}$ 's gate drives to  $v_{BAT}$  because NFETs would have connected their gates to  $V_{SS}$ 4 and consumed, as a result, more gate-drive power. Plus, discharging their gates to ground keeps 5 gate current from discharging  $C_{SS}$  and  $i_{PZ}$  from having to re-charge  $C_{SS}$  through  $D_{SS}$  in Fig. 3. 6 7 Since M<sub>P5a</sub> and M<sub>P5b</sub> are large devices, separate inverter chains built with increasingly higher width-length transistors drive their gates. To keep M<sub>P5a</sub> and M<sub>P5b</sub> from conducting considerable 8 shoot-through current, the first NAND gate in the series senses and waits until the other large 9 transistor is off, the result of which is the introduction of "dead time" between transitions. 10

11 <u>Ringing Suppressor</u>: At the moment when the system opens  $M_{NPZ}$  and  $M_{PBAT}$  in Figs. 2 and 3, 12 the switching node  $v_{SW}$  is either at  $-V_{PC}$  or  $v_{BAT}$ . This means,  $v_{SW}$ 's parasitic capacitance  $C_{PAR}$  in 13 Fig. 6 has remnant energy, so  $L_H$  can drain and recharge  $C_{PAR}$  until series resistances dissipate 14 the energy. The purpose of  $M_{RS}$  in Fig. 3 and  $M_{N6a}$ - $M_{P6b}$  in Fig. 6 is to ground  $v_{SW}$  when  $M_{NPZ}$ 15 and  $M_{PBAT}$  open. Draining  $C_{PAR}$  suppresses the resonant oscillations that normally follow.

16 *B. Controller* 

The comparator CP<sub>PK</sub> in the peak-detector block of Fig. 3 senses when C<sub>PZ</sub>'s v<sub>PZ</sub> peaks to 17 synchronize the system to  $i_{PZ}$ 's half cycles. When  $v_{PZ}$  rises in the positive half, for example,  $C_{PK}$ 18 19 supplies current into  $R_{PK}$  to establish a positive voltage  $v_{RPK}$  across  $R_{PK}$ . But when  $v_{PZ}$  reverses and falls, CPK's current and RPK's vRPK also reverse to trip CPPK and raise vPK. The control logic 20 21 in Fig. 7 then pulls  $v_{GP(INV)}$  high to close  $M_{PBAT}$ , and as a result, draw battery energy into L<sub>H</sub>. 22  $v_{DLY}$  in the tunable delay  $\tau_I$  in Fig. 3 then determines how long  $v_{BAT}$  energizes  $L_H$ . So after  $v_{DLY}$ rises, the logic in Fig. 7 responds by opening  $M_{PBAT}$  when  $v_{GP(INV)}$  falls and closing  $M_{NPZ}$  when 23 v<sub>GP(MON)</sub> and v<sub>GGND</sub> fall, commanding the system to drain C<sub>PZ</sub> into L<sub>H</sub>. When L<sub>H</sub>'s i<sub>L</sub> is close to 24

zero, which happens when the inductor depletes, comparator CP<sub>LD</sub> in Fig. 3 raises v<sub>LD</sub> to disable
 CP<sub>LD</sub> and prompt the logic in Fig. 7 to raise v<sub>GPZ</sub> and, in consequence, open M<sub>NPZ</sub>.

As v<sub>PZ</sub> falls in the negative half, C<sub>PK</sub> continues to pull current from R<sub>PK</sub> to produce a negative 3 voltage in v<sub>RPK</sub>. When v<sub>PZ</sub> reverses and rises, C<sub>PK</sub>'s current and R<sub>PK</sub>'s v<sub>RPK</sub> also reverse to trip 4  $CP_{PK}$ , lower  $v_{PK}$ , and reset  $v_{GPZ}$  low. This closes  $M_{NPZ}$  and drains  $C_{PZ}$  into  $L_{H}$ . After  $\tau_{H-}$  in Fig. 3 5 lapses, v<sub>DLY</sub> transitions low to raise v<sub>GGND</sub> and open M<sub>NPZ</sub>. Stored energy in L<sub>H</sub> in the form of i<sub>L</sub> 6 then drives switching node  $v_{SW}$  above  $v_{BAT}$  until the charge-control comparator  $CP_{CHG}$  in Fig. 3 7 trips, which then lowers v<sub>CHG</sub> and raises v<sub>GP(HARV)</sub>. This ultimately closes M<sub>PBAT</sub> to drain L<sub>H</sub> into 8 v<sub>BAT</sub>, until CP<sub>CHG</sub> senses that L<sub>H</sub>'s i<sub>L</sub> produces close to zero volts across M<sub>PBAT</sub>. At this point, 9 v<sub>CHG</sub> rises and v<sub>GP(HARV)</sub> drops to open M<sub>PBAT</sub> again and start another harvesting cycle. 10

11 <u>Peak Detector</u>: Peak-detecting comparator CP<sub>PK</sub> in Fig. 3 consists of two identical comparators  $CP_{PK+}$  and  $CP_{PK-}$  from Fig. 8. When  $v_{PK}$  is low across  $i_{PZ}$ 's positive half cycle,  $CP_{PK-}$  is off and 12  $CP_{PK+}$  detects when  $v_{PZ}$  peaks to  $v_{PZ(PK)+}$ .  $CP_{PK+}$ 's output  $v_{O+}$  sets the latch, which in turn disables 13 CP<sub>PK+</sub>, prompts the system to invest v<sub>BAT</sub> energy into L<sub>H</sub>, and then enables CP<sub>PK-</sub> after about 100 14  $\mu$ s. This 100- $\mu$ s delay keeps the comparators from tripping erroneously when M<sub>NPZ</sub> and M<sub>PBAT</sub> 15 switch. Across  $i_{PZ}$ 's negative half cycle,  $CP_{PK-}$  monitors  $v_{PZ}$  and trips when  $v_{PZ}$  reaches  $-v_{PZ(PK)-}$ . 16 At this point,  $CP_{PK-}$ 's output  $v_{O-}$  resets the latch to disable  $CP_{PK-}$ , send a command to deplete  $C_{PZ}$ 17 18 into  $L_{H}$ , and enable  $CP_{PK+}$  after another deglitch period.

Since  $R_{PK}$  connects to ground and the voltage that  $R_{PK}$  drops is not substantial, a PMOS differential pair  $M_{P8a}$ - $M_{P8b}$  in Fig. 8 senses  $R_{PK}$ 's  $v_{RPK}$  and feeds an NMOS mirror  $M_{N8a}$ - $M_{N8b}$ , and together they drive a common-source transistor  $M_{N8c}$ . Because  $M_{N8c}$  pulls  $v_{O8b}$  quickly and bias transistor  $M_{P8g}$  slews  $v_{O8b}$ , the inputs of  $CP_{PK+}$  and  $CP_{PK-}$  connect to  $C_{PK}$  and  $R_{PK}$ , so that  $M_{N8c}$  pulls  $v_{O8b}$  when  $v_{PZ}$  peaks. This way, the comparators respond quickly.  $M_{P8j}$  steers an offset current into  $M_{N8a}$ - $M_{N8b}$  when  $v_{O8b}$  is low to establish hysteresis after  $v_{PZ}$  peaks in the form of an intentional input-referred offset. The purpose of the hysteresis is to keep noise in the slow analog
 inputs from inadvertently tripping CP<sub>PK+</sub> and CP<sub>PK-</sub>.

3 <u>Tunable Delays</u>: The SR-latches in Fig. 9 coordinate and synchronize which and when delay 4 times  $\tau_{I}$  and  $\tau_{H-}$  from Fig. 3 start.  $V_{INV}$  and  $V_{HARV}$  adjust how much current flows through R<sub>I</sub> and 5 R<sub>H</sub> and into C<sub>RAMP</sub> to set the delay times  $\tau_{I}$  and  $\tau_{H-}$  that C<sub>RAMP</sub>'s v<sub>RAMP</sub> requires to trip M<sub>N9e</sub>. This 6 way, when v<sub>PK</sub> in Fig. 3 transitions high at the end of i<sub>PZ</sub>'s positive half cycle, the Invest latch in 7 Fig. 9 closes M<sub>P9c</sub>-M<sub>N9c</sub> to steer R<sub>I</sub>'s current into C<sub>RAMP</sub>, and after  $\tau_{I}$ , M<sub>N9e</sub> trips and sets the 8 output latch to generate a high end-of-delay signal v<sub>DLY</sub>. Similarly, the Harvest latch prompts 9 M<sub>P9d</sub>-M<sub>N9d</sub> to steer R<sub>H</sub>'s current into C<sub>RAMP</sub> to establish  $\tau_{H-}$ .

 $M_{N9e}$  and  $M_{N9g}$  form a positive-feedback loop at  $v_{O9a}$  that accelerates  $v_{O9a}$ 's falling transition.  $v_{O9a}$  therefore falls more quickly than  $v_{RAMP}$  rises, and the output inverters, as a result, conduct 12 less shoot-through current during the transition.  $M_{N9e}$  does not trip until  $v_{RAMP}$  is high enough for  $M_{N9f}$  to sink  $M_{N9e}$ 's 3 nA and  $M_{N9g}$ 's 30 nA. When  $M_{N9f}$  sinks more than 33 nA,  $v_{O9a}$  falls and  $M_{N9g}$  opens. As a result,  $M_{N9e}$  now pulls  $v_{O9a}$  with more current, which expedites  $v_{O9a}$ 's fall.

Inductor Energy-Drain Sensor: CPLD in Figs. 3 and 10 senses when L<sub>H</sub> depletes by monitoring 15 the current that v<sub>PZ</sub> establishes through C<sub>S</sub>. So as L<sub>H</sub> drains into C<sub>PZ</sub> at the end of i<sub>PZ</sub>'s positive 16 half cycle, v<sub>PZ</sub> falls and C<sub>S</sub> responds by pulling current from the input of P-type mirror M<sub>P10a</sub>-17 M<sub>P10c</sub> in Fig. 10. M<sub>P10b</sub> therefore generates voltage v<sub>s</sub> across R<sub>s</sub> that keeps CP<sub>LD</sub>'s output v<sub>LD</sub> low. 18 19 When  $L_H$  depletes all the energy into  $C_{PZ}$ ,  $v_{PZ}$  stops falling,  $C_S$ 's current drops to nearly zero, and with no current to drive  $v_s$ ,  $v_s$  falls to zero. Since  $M_{P10c}$ 's current establishes an offset  $v_{OS10}$ 20 across C<sub>OS</sub> for CP<sub>LD</sub> that overwhelms CP<sub>LD</sub>'s inherent offset and rises with v<sub>PZ</sub>'s transition rate, 21 22  $v_{\rm S}$ 's fall to zero trips  $CP_{\rm LD}$ . This raises  $v_{\rm LD}$  and alerts the system that  $L_{\rm H}$  no longer stores energy. 23 Producing an offset  $v_{OS10}$  that is higher when  $v_{PZ}$  transitions more quickly overdrives  $CP_{LD}$ , which accelerates CP<sub>LD</sub>'s response. 24

Since  $CP_{LD}$ 's inputs hover about ground and response time is only important in one direction,  $CP_{LD}$ ,  $CP_{PK+}$ , and  $CP_{PK-}$  share the circuit architecture in Fig. 8. But because  $CP_{LD}$ 's speed requirements differ from those of  $CP_{PK+}$  and  $CP_{PK-}$ , width–length ratios and bias currents are different. In this case, the system enables  $CP_{LD}$  when  $M_{NPZ}$  closes and the latch in Fig. 10 disables  $CP_{LD}$  (after  $CP_{LD}$  trips to raise  $v_{LD}$ ). For a faster response,  $I_{BLEED}$ 's 1.5 nA keeps the input mirror  $M_{P10a}$  from shutting completely. Note that  $C_S$  is so much lower than  $C_{PZ}$  that  $C_S$ hardly affects  $v_{PZ}$ .

<u>Charge Control</u>: The circuit in Fig. 11 implements the charge-control comparator CP<sub>CHG</sub> in Fig. 3. 8 9 Here, gate-coupled differential pair M<sub>P11a</sub>-M<sub>P11b</sub> senses the voltage across M<sub>PBAT</sub> in Fig. 3, and mirror M<sub>N11a</sub>-M<sub>N11b</sub> ensures that M<sub>P11a</sub>'s and M<sub>P11b</sub>'s drain currents equal when M<sub>PBAT</sub>'s voltage 10  $v_{SDP}$  or  $v_{SW} - v_{BAT}$  is zero. This way, when  $v_{SW}$  surpasses  $v_{BAT}$ ,  $M_{P11a}$ 's current exceeds  $M_{N11a}$ 's to 11 raise v<sub>O11a</sub>, lower v<sub>CHG</sub>, and close M<sub>PBAT</sub>, which begins draining L<sub>H</sub> into v<sub>BAT</sub> through M<sub>PBAT</sub>'s 12 channel. At this point, M<sub>P11e</sub> raises v<sub>OS11</sub> to establish an offset current i<sub>OS</sub> that M<sub>P11a</sub> must supply 13 to keep v<sub>011a</sub> high. So as L<sub>H</sub>'s i<sub>L</sub> drops, v<sub>SW</sub> and v<sub>SDP</sub> fall. When M<sub>P11a</sub>'s current falls below M<sub>N11a</sub> 14 and M<sub>N11i</sub>'s combined current, v<sub>O11a</sub> then drops and v<sub>CHG</sub> rises to open M<sub>PBAT</sub> and reset both v<sub>OS11</sub> 15 16 and  $i_{OS}$  to zero.

Since L<sub>H</sub>'s i<sub>L</sub> raises v<sub>SW</sub> quickly when L<sub>H</sub> first starts to drain, M<sub>P11a</sub> can supply considerable 17 18 current into v<sub>011a</sub>, so the circuit can close M<sub>PBAT</sub> quickly. The purpose of i<sub>OS</sub> is to help the other 19 transition, to begin transitioning  $v_{011a}$  low when  $v_{SW}$  is slightly above  $v_{BAT}$ . Starting early gives the circuit time to open M<sub>PBAT</sub> before v<sub>SW</sub> falls below v<sub>BAT</sub>, which would otherwise drain energy 20 from v<sub>BAT</sub> into L<sub>H</sub>. But since M<sub>P11e</sub> raises v<sub>OS11</sub> only after v<sub>O11a</sub> transitions high, i<sub>OS</sub> does not 21 22 affect the rising trip point of the circuit. If M<sub>PBAT</sub> opens early, L<sub>H</sub>'s i<sub>L</sub> raises v<sub>SW</sub> to the point that M<sub>PBAT</sub>'s body diode forward-biases and finishes draining L<sub>H</sub> into v<sub>BAT</sub>. The purpose of the diode-23 24 connected stack M<sub>N11d</sub>-M<sub>N11e</sub> is to clamp v<sub>011a</sub>. This way, v<sub>011a</sub> requires less transition time to

open M<sub>N11c</sub> and open M<sub>PBAT</sub>. After M<sub>PBAT</sub> opens, the system disables CP<sub>CHG</sub> to save energy and
 keep remnant energy in L<sub>H</sub> from inadvertently tripping CP<sub>CHG</sub>.

# 3 C. Bias-Current Generators

The nano-amp PTAT current generator in Fig. 12 biases CP<sub>PK</sub>, the tunable-delay block, and the 4 5 inductor energy-drain sensor. Here, mirror M<sub>N12a</sub>-M<sub>N12f</sub> ensures M<sub>P12a</sub>-M<sub>P12b</sub> currents match at I<sub>BIAS</sub> and M<sub>P12f</sub>'s current is at 2I<sub>BIAS</sub>. This way, M<sub>P12a</sub> and M<sub>P12b</sub> impress the gate-source-voltage 6 difference that their width-length ratios establish across M<sub>P12e</sub> to bias M<sub>P12e</sub> in triode [21], whose 7 resistance is about 18 M $\Omega$ . To avoid a zero-current state, M<sub>N12i</sub>-M<sub>N12i</sub> mirrors I<sub>BIAS</sub> to a stack of 8 diode-connected PFETs that raises v<sub>START</sub> when I<sub>BIAS</sub> is zero, in which case the circuit steers 9 10 startup currents  $i_{ST1}$  and  $i_{ST2}$  into the PTAT bias core. As a result,  $I_{BIAS}$  is 1.2 - 3.6 nA when measured across 2.5 - 12.5-V supplies at room temperature. 11

The micro-amp PTAT current generator in Fig. 13 is inside both  $CP_{LD}$  and  $CP_{CHG}$ . As with the nano-amp version,  $M_{N13a}-M_{N13b}$  ensures that  $M_{P13a}-M_{P13b}$  currents match at I<sub>B</sub>, and  $M_{P13a}-M_{P13b}$ impresses a gate-source-voltage difference across  $R_{PTAT}$  to set I<sub>B</sub> to roughly 2 µA at room temperature. When disabled,  $M_{P13f}$  is open and  $M_{N13c}$  pulls  $v_{ST}$  low to charge  $C_{ST}$ . So when enabled,  $M_{P13f}$  closes and  $v_{ST}$ ,  $M_{P13d}$ ,  $M_{P13e}$ , and  $R_{ST}$  define a current  $i_{ST}$  that flows into the PTAT bias core to start the circuit [22].  $M_{P13c}$  mirrors I<sub>B</sub> and pulls  $v_{ST}$  to the supply when I<sub>B</sub> is not zero to open  $M_{P13e}$  and shut  $i_{ST}$ . This way, I<sub>B</sub> settles within 1 µs under all measured conditions.

19

# IV. MEASURED PERFORMANCE

Fig. 14 shows the fabricated  $1.8 \times 1.3 \text{ mm}^2 0.35$ -µm CMOS die and the prototyped  $4.2 \times 3.3 \times 0.16 \text{ cm}^3$  board used to test the system. Power transistors  $M_{NPZ}$  and  $M_{PBAT}$  are against the upper edge and corners of the die to keep metal lengths in the power path short and the substrate noise that the transistors generate away from noise-sensitive blocks. To further reduce crosstalk, the power transistors and the analog blocks connect to the negative supply  $V_{SS}$  via separate bond pads, bond wires, and pins. Although they all share the same substrate, "star" connecting them

this way reduces the impact of noise in one on the other. The HSMS-2800 Schottky diode and the 36-nF SMD capacitor that establishes  $V_{SS}$  are on the bottom side of the board. A V22b transducer from Mide Technology that integrates  $25.4 \times 3.8 \times 0.25$  mm<sup>3</sup> of piezoelectric material inside a 2.7-cm cantilever attaches to the board, which a plastic bolt fixes to a 4810 mini-shaker shaker from Brüel & Kjær. A slide switch enables and disables the system and an LK-G87 displacement sensor from Keyence Corporation monitored the movements of the transducer.

# 7 A. Charging Performance

As Fig. 15a shows, the prototype charges 475 nF from the vibrations that would otherwise 8 produce open-circuit piezoelectric voltages v<sub>PZ(OC)</sub> between 0.57 and 2.0 V from acceleration 9 rates at the base of the cantilever between 0.06 and 0.21  $m/s^2$ . Since the harvester invests battery 10 energy when  $v_{PZ}$  peaks to  $v_{PZ(PK)+}$  and charges  $v_{BAT}$  when  $v_{PZ}$  bottoms at  $v_{PZ(PK)-}$ ,  $v_{BAT}$  steps 11 down at the end of the positive half cycle and up at the end of the period. With the investment 12 time  $\tau_{I}$  fixed at 1.9 µs, harvested output power rises with stronger vibrations to raise  $v_{BAT}$ . When 13 vibrations are weak at 0.06 m/s<sup>2</sup>, however, the system only generates enough energy to cover the 14 investment and losses. This is why v<sub>BAT</sub> in Fig. 15a generally rises as long as accelerations are 15 above  $0.06 \text{ m/s}^2$ . 16

Although  $v_{BAT}$  still rises in Fig. 15b when  $\tau_I$  is 0.34 µs, the investment time is so short that v<sub>BAT</sub> hardly invests energy. Under this condition, the system only re-invests what C<sub>PZ</sub> collects across i<sub>PZ</sub>'s positive half cycle to raise  $v_{BAT}$  in Fig. 15b to 3.61 V at 60 ms (and with more time, to higher voltages). With  $\tau_I$  at 1.42 and 1.82 µs, however,  $v_{BAT}$  invests and collects more energy to rise to 3.71 and 3.72 V. Raising  $\tau_I$  to 2.53 µs reverses the improvement because power losses at this point outpace gains from investment.

# 23 B. Power Performance

As Fig. 16a shows, the system draws up to 79  $\mu$ W of input power P<sub>IN</sub> from the transducer when driven with up to 0.25 m/s<sup>2</sup> and investing 91 nJ of battery energy and delivers as much as 52  $\mu$ W

of output power  $P_O$  to  $v_{BAT}$ . When the system only re-invests harvested power, when  $E_{I(BAT)}$  is 1 close to nil at 0.8 nJ and vibrations are still at 0.25 m/s<sup>2</sup>,  $P_{IN}$  is 67  $\mu$ W and  $P_O$  is 46  $\mu$ W.  $P_{IN}$ 2 climbs with higher E<sub>I(BAT)</sub> because the electrostatic force with which the transducer extracts 3 power from motion rises with E<sub>I(BAT)</sub>. P<sub>O</sub>, however, does not rise to the same degree because 4 losses in the system also climb with  $E_{I(BAT)}$ . Vibrations are so weak when  $v_{PZ(OC)}$  is 0.61 V, in 5 fact, that P<sub>0</sub> in Fig. 16b falls with additional battery investments. With stronger vibrations, v<sub>BAT</sub> 6 7 recovers investments when  $v_{PZ(OC)}$  is 1.02 V and collects more energy than it invests when  $v_{PZ(OC)}$ 8 is 2.62 V.

# 9 C. Power-Conversion Efficiency

10 The reason power losses rise with battery investments  $E_{I(BAT)}$  is that switches consume more 11 Ohmic power  $P_{COND}$  when they deliver more output power  $P_O$ , as Fig. 17a shows when raising 12 vibration strength. As a result, power-conversion efficiency  $\eta_{IC}$  or  $P_O/P_{IN}$  across the IC in Fig. 13 17b falls with higher investments.  $\eta_{IC}$ , however, rises with  $P_O$  to 66% – 69% because increases in 14  $P_O$  outpace those of  $P_{COND}$ .  $\eta_{IC}$  drops quickly when  $P_O$  falls below roughly 5  $\mu$ W because, while 15  $P_{COND}$  scales with  $P_O$ , quiescent and gate-drive power  $P_Q$  and  $P_{GD}$  do not. In other words,  $P_Q$  and 16  $P_{GD}$  are constant and dominate when  $P_{COND}$  drops, in this case, below roughly 3  $\mu$ W.

Efficiency does not actually peak because conduction and gate-drive losses P<sub>COND</sub> and P<sub>GD</sub> in 17 M<sub>NPZ</sub> and M<sub>PBAT</sub> never balance across P<sub>0</sub>. Increasing their widths, which lowers resistance and 18 P<sub>COND</sub> and raises gate capacitance and P<sub>GD</sub>, should yield higher efficiency. The drawback to 19 raising P<sub>GD</sub> is that vibrations must be strong enough to produce more power than P<sub>GD</sub>. In other 20 21 words, the threshold above which accelerations must rise to output a positive power is higher with more P<sub>GD</sub>. As is, CP<sub>PK</sub>, the tunable-delay block, and the nano-amp generator, which operate 22 continuously, consume  $0.3 - 0.5 \mu$ W, and duty-cycled blocks CP<sub>LD</sub> and CP<sub>CHG</sub> dissipate 45 - 116 23 nW, so the system outputs power when accelerations exceed  $0.06 \text{ m/s}^2$ . Although the transducer 24

model used to simulate the system was imperfect, measured power losses follow those obtained
from simulations and predicted by calculations presented in [15].

3

# V. CONTEXT AND LIMITATIONS

Piezoelectric transducers generate the most power when they vibrate at their resonant frequency. 4 5 Unfortunately, motion is not always consistent or periodic. Many applications, in fact, vibrate in response to shocks, or repeated impact. This means that vibration strength peaks at the onset of 6 an event and falls with time afterwards. Because the prototype senses v<sub>PZ</sub> and synchronizes the 7 system to v<sub>PZ</sub> across i<sub>PZ</sub>'s half cycles, the system automatically adjusts to variable conditions. 8 This is why tapping the bolt head of the board in Fig. 14b three times charged 475 nF in Fig. 18a 9 10 to about 3.9 V. But since this system cannot adjust the battery investment automatically from 11 cycle to cycle, and it cannot afford to lose the power necessary to transfer battery energy when vibrations are weak, the system only re-invests harvested energy in Fig. 18. As a result,  $v_{BAT}$ 12 never falls in Fig. 18b, because the battery never invests energy. In this case, when only re-13 investing the harvested energy, M<sub>PBAT</sub> in Figs. 2 and 3 can operate like an asynchronous diode, 14 15 which simplifies the controller and reduces power losses in the controller.

Since energy in the piezoelectric capacitance  $C_{PZ}$  rises linearly with  $C_{PZ}$  and quadratically with  $C_{PZ}$ 's open-circuit voltage  $V_{PZ(OC)}$ , and higher vibrating frequencies  $f_{VIB}$  deliver this energy more often, output power P<sub>O</sub> naturally climbs with  $C_{PZ}$ ,  $V_{PZ(OC)}^2$ , and  $f_{VIB}$ . This, and because  $C_{PZ}V_{PZ(OC)}^2 f_{VIB}$  is the maximum power that a lossless full-wave diode-bridge rectifier can output [11]–[13], is why the figure of merit (FoM) in Table I is higher when P<sub>O</sub> is high and  $C_{PZ}$ ,  $V_{PZ(OC)}$ , and  $f_{VIB}$  are low. In this light, the energy-investing prototype presented here outputs 4 to 4.5 times more power than its non-investing switched-inductor predecessor in [15].

Under similar conditions, this technology delivers 3.6 times more power at 52  $\mu$ W in Fig. 16a when battery-investment energy  $E_{I(BAT)}$  is 91 nJ than a full-wave bridge rectifier with zero-volt diodes at its maximum power point can at 14.5  $\mu$ W from the same source. Even when only re-

investing harvested energy, when  $E_{I(BAT)}$  is close to nil at 0.8 nJ, the system still outputs 3.2 1 2 times more power. This means that investing battery energy in addition to the re-investment of the harvested energy outputs 13% more power than when only re-investing harvested energy. 3 Similarly, the recycling full-wave bridge rectifier in [13] delivers more power than its non-4 recycling counterparts because a switched inductor re-invests harvested energy into the 5 transducer. Still, the switched-inductor presented here delivers 20% more power than [13] 6 7 because it can draw additional investment energy from the battery. Plus, while the system here 8 adjusts to aperiodic vibrations, the rectifier in [13] with the recycling inductor cannot.

Investing energy in this system amounts to pre-charging the capacitance across the transducer. 9 But because junctions and gate oxides break down at about 15 V, the system cannot invest more 10 than this level. Plus, since the components that deliver the investment dissipate power, returns on 11 12 investment must exceed losses for output power to rise. Satisfying this prerequisite is more difficult when vibrations are weak. This is why P<sub>0</sub> in Fig. 16b falls with higher investments 13 when vibrations are weak at  $0.07 \text{ m/s}^2$ . In other words, investing battery energy raises output 14 power when vibrations are periodic and moderate to strong, and when power-conversion 15 efficiency across the system is high. In the case of the prototyped system, investing battery 16 energy no longer helps when accelerations fall below  $0.06 \text{ m/s}^2$ . 17

Ultimately, investing battery energy raises the electrostatic damping force in the piezoelectric 18 transducer, so the system draws more power from motion. This additional force works against 19 20 vibrations to reduce the displacement distance of the transducer's tip by roughly 1.3% from 634 to 626 µm, as Fig. 19 shows. Thankfully, the damping force is never high enough to reach the 21 22 threshold beyond which drawn power fails to climb. In fact, the coupling factor of miniaturized transducers is so low that reaching this critical damping point is highly unlikely. The situation 23 can change, however, when transducers are larger and better, that is to say, when coupling 24 25 factors are higher.

### VI. CONCLUSIONS

2 The prototyped 0.35-µm CMOS harvester presented here harnesses 79 µW from a 2.7-cm piezoelectric cantilever to deliver 52  $\mu$ W to a battery. This is 3.6 times more power than a full-3 wave bridge rectifier with zero-volt diodes at its maximum power point can at 14.5 µW from the 4 same 0.25-m/s<sup>2</sup> vibrations. For this improvement, the system invests harvested energy collected 5 6 across the positive half cycle and another 91 nJ from the battery into the piezoelectric transducer. 7 Although returns on investments diminish when vibrations weaken because the system dissipates power when transferring the investment, investing energy still raises output power for 8 accelerations higher than  $0.06 \text{ m/s}^2$ . In other words, investing energy raises the mechanical-to-9 10 electrical energy-conversion efficiency of the transducer. This holds true as long as the system does not over-damp vibrations, which is unlikely in miniaturized transducers because coupling 11 12 factors are low. Although the harvester can also harness energy from shocks, the system cannot adjust the battery investment "on the fly", so re-investing harvested energy is better in these 13 cases. Still, many applications like motors produce periodic or semi-periodic vibrations. 14 Factories, hospitals, and a host of other applications can therefore enjoy more benefits, because 15 drawing more power from motion allows wireless microsensors to incorporate more intelligence. 16

17

#### ACKNOWLEDGEMENT

18 The authors thank Bryan Legates and Linear Technology for their support and sponsorship.

### References

- [1] R.J.M. Vullers, R. van Schaijk, H.J. Visser, J. Penders, and C. Van Hoof, "Energy harvesting
  for autonomous wireless sensor networks," *IEEE Solid-State Circuits Magazine*, vol. 2, issue
  2, pp. 29–38, 2010.
- 5 [2] S.P. Beeby, M.J. Tudor, and N.M. White, "Energy harvesting vibration sources for
   6 Microsystems applications," *Meas. Sci. Technol.*, vol. 17, pp. R175–R195, 2006.
- 7 [3] P.D. Mitcheson, E.M. Yeatman, G.K. Rao, A.S. Holmes, and T.C. Green, "Energy harvesting from human and machine motion for wireless electronic devices," *Proceedings of the IEEE*, vol. 96, no. 9, pp. 1457-1486, Sept. 2008.
- [4] S. Priya and D.J. Inman, *Energy Harvesting Technologies*, New York, NY: Springer
   Science+Business Media, LLC 2009.
- [5] T.T. Le, J. Han, A. von Jouanne, K. Mayaram, and T.S. Fiez, "Piezoelectric micro-power
   generation interface circuits," *IEEE J. Solid-State Circuits*, vol. 41, no. 6, pp. 1411–1420,
   June 2006.
- [6] Y.-H. Lam, W.-H. Ki, and C.-Y. Tsui, "Integrated low-loss CMOS active rectifier for wirelessly powered devices," *IEEE Trans. Circuits Syst. II: Express Briefs*, vol. 53, no. 12, pp. 1378–1382, Dec. 2006.
- [7] S. Guo and H. Lee, "An efficiency-enhanced CMOS rectifier with unbalanced-biased comparators for transcutaneous-powered high-current implants," *IEEE J. Solid-State Circuits*, vol. 44, no. 6, pp. 1796–1804, June 2009.
- [8] J.L. Wardlaw, A.İ. Karşılayan, "Self-powered rectifier for energy harvesting applications,"
   *IEEE J. Emerging and Selected Topics in Circuits Syst.*, vol. 1, no. 3, pp. 308–320, Sept. 2011.
- [9] M. Marzencki, Y. Ammar, and S. Basrour, "Integrated power harvesting system including a
   MEMS generator and a power management circuit," in *Proc. IEEE Int. Solid-State Sensors, Actuators, and Microsystems Conf.*, pp. 887–890, June 2007.
- [10] E.E. Aktakka, R.L. Peterson, and K. Najafi, "A CMOS compatible piezoelectric vibration
   energy scavenger based on the integration of bulk PZT films on silicon," in *Proc. IEEE Int. Electron Devices Meetings*, Dec. 2010.
- [11] C. Lu, C.-Y. Tsui, and W.-H. Ki, "Vibration energy scavenging system with maximum
   power Tracking for Micropower Applications," *IEEE Trans. Very Large Scale Integration* (VLSI) Syst., vol. 19, no. 11, pp. 2109–2119, Nov. 2011.
- [12] A. Tabesh and L.G. Fréchette, "A low-power stand-alone adaptive circuit for harvesting
   energy from a piezoelectric micropower generator," *IEEE Trans. Industrial Electronics*, vol.
   57, no. 3, pp. 840–849, March 2010.
- [13] Y.K. Ramadass and A.P. Chandrakasan, "An efficient piezoelectric energy harvesting
   interface circuit using a bias-flip rectifier and shared inductor," *IEEE J. Solid-State Circuits*,
   vol. 45, no. 1, pp. 189–204, Jan. 2010.

- [14] D. Guyomar, A. Badel, E. Lefeuvre, and C. Richard, "Toward energy harvesting using active material and conversion improvement by nonlinear processing," *IEEE Trans. Ultrasonics, Ferroelectronics, and Frequency Control*, vol. 52, no. 4, pp. 584–595, Apr. 2005.
- 5 [15] D. Kwon and G.A. Rincón-Mora, "A 2-μm BiCMOS Rectifier-Free AC-DC Piezoelectric
   6 Energy Harvester-Charger IC," *IEEE Trans. Biomedical Circuits Syst.*, vol. 4, no. 6, pp.
   7 400-409, Dec. 2010.
- 8 [16] T. Hehn, F. Hagedorn, D. Maurath, D. Marinkovic, I. Kuehne, A. Frey, and Y. Manoli, "A
  9 Fully Autonomous Integrated Interface Circuit for Piezoelectric Harvesters," *IEEE J. Solid*10 *State Circuits*, vol. 47, no. 9, pp. 2185–2198, Sept. 2012.
- [17] M. Lallart and D. Guyomar, "Piezoelectric conversion and energy harvesting enhancement by initial energy injection," *Appl. Phys. Lett.*, vol. 97, pp. 014104-1–014104-3, 2010.
- [18] J. Dicken, P.D. Mitcheson, I. Stoianov, and E.M. Yeatman, "Increased power output from
   piezoelectric energy harvesters by pre-biasing," *Proc. PowerMEMS*, pp. 75–78, Dec. 2009.
- [19] D. Kwon and G.A. Rincón-Mora, "Energy-investment schemes for increasing output power
   in piezoelectric harvesters," in in *Proc. IEEE Int. Midwest Symp. Circuits Syst. (MWSCAS)*,
   pp. 1084–1087, Aug. 2012.
- [20] D. Kwon and G.A. Rincón-Mora, "A Single-inductor 0.35-μm CMOS energy-investing
   piezoelectric harvester," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*,
   pp. 78–79, Feb. 2013.
- [21] H.J. Oguey and D. Aebischer, "CMOS current reference without resistance," *IEEE J. Solid-State Circuits*, vol. 32, no. 7, pp. 1132–1135, July 1997.
- [22] Q.A. Khan, S.K. Wadhwa, and K. Misri, "Low power startup circuits for voltage and current reference with zero steady state current," in *Proc. Int. Symp. Low Power Electron. Design* (*ISLPED*), pp. 184–188, 2003.
- [23] S. Kim and G.A. Rincón-Mora, "Achieving high efficiency under micro-watt loads with
   switching buck dc-dc converters," *Journal of Low Power Electronics (JOLPE)*, vol. 5, no. 2,
   pp. 229–240, Aug. 2009.

# FIGURE CAPTIONS

- 1
- 2 Fig. 1. (a) Piezoelectric harvester and (b) transducer model.
- 3 Fig. 2. Prototyped energy-investing switched-inductor power stage and corresponding
- 4 waveforms measured.
- 5 Fig. 3. Prototyped energy-investing piezoelectric harvester.
- 6 Fig. 4.  $M_{NPZ}$ 's driver DRV<sub>N</sub> (a) network and corresponding waveforms measured and (b)
- 7 schematic, where transistor dimensions are  $\mu m/\mu m$  and unspecified body terminals connect to
- 8 their corresponding supplies.
- 9 Fig. 5.  $M_{PBAT}$ 's driver DRV<sub>P</sub>.
- 10 Fig. 6. Ringing suppressor.
- 11 Fig. 7. Control logic for (a) M<sub>PBAT</sub>'s DRV<sub>P</sub> and (b) M<sub>NPZ</sub>'s DRV<sub>N</sub> and (c) their corresponding
- 12 waveforms.
- 13 Fig. 8. Peak detector.
- 14 Fig. 9. Tunable delays.
- 15 Fig. 10. Inductor energy-drain sensor and corresponding waveforms measured.
- 16 Fig. 11. Charge-control comparator  $CP_{CHG}$ .
- 17 Fig. 12. Nano-amp PTAT bias-current generator.
- 18 Fig. 13. Micro-amp PTAT bias-current generator in CP<sub>LD</sub> and CP<sub>CHG</sub>.
- 19 Fig. 14. 0.35-µm CMOS die fabricated, evaluation board prototyped, and corresponding
- 20 experimental setup.
- Fig. 15. Measured charge profile of a 475-nF capacitor across (a) vibration strength and (b)
- 22 battery investment.
- Fig. 16. Measured input and output power  $P_{IN}$  and  $P_O$  across (a) vibration strength and (b) battery
- 24 investment.
- Fig. 17. (a) Measured power losses across output power and (b) corresponding power-conversion
- 26 efficiencies across battery investment.
- Fig. 18. Measured charge profile of a 475-nF capacitor when tapped with a finger (a) three times
- and (b) one time across a finer time scale.
- Fig. 19. Variation of cantilever's tip displacement across battery investment and resulting inputpower drawn.
- 31



Fig. 1. (a) Piezoelectric harvester and (b) transducer model.









Fig. 3. Prototyped energy-investing piezoelectric harvester.





- Fig. 4. M<sub>NPZ</sub>'s driver DRV<sub>N</sub> (a) network and corresponding waveforms measured and (b) schematic, where
   transistor dimensions are μm/μm and unspecified body terminals connect to their corresponding supplies.







Fig. 7. Control logic for (a) M<sub>PBAT</sub>'s DRV<sub>P</sub> and (b) M<sub>NPZ</sub>'s DRV<sub>N</sub> and (c) their corresponding waveforms.







Fig. 10. Inductor energy-drain sensor and corresponding waveforms measured.





Fig. 11. Charge-control comparator CP<sub>CHG</sub>.





Fig. 13. Micro-amp PTAT bias-current generator in CP<sub>LD</sub> and CP<sub>CHG</sub>.



Fig. 14. 0.35-µm CMOS die fabricated, evaluation board prototyped, and corresponding experimental setup.





Fig. 15. Measured charge profile of a 475-nF capacitor across (a) vibration strength and (b) battery investment.



Fig. 16. Measured input and output power P<sub>IN</sub> and P<sub>O</sub> across (a) vibration strength and (b) battery investment.





Fig. 17. (a) Measured power losses across output power when raising vibration strength and (b) corresponding power-conversion efficiencies across battery investment.



Fig. 18. Measured charge profile of a 475-nF capacitor when tapped with a finger (a) three times and (b) one
 time across a finer time scale.





8 Fig. 19. Variation of cantilever's tip displacement across battery investment and resulting input power drawn.

	Output Power P <sub>O</sub>	C <sub>PZ</sub>	V <sub>PZ(OC)</sub>	$\mathbf{f}_{\mathrm{VIB}}$	Figure of Merit: P <sub>0</sub> /C <sub>PZ</sub> V <sub>PZ(OC)</sub> <sup>2</sup> f <sub>VIB</sub>
Full-Wave Diode-Bridge Rectifier [13]	$< 5 \ \mu W$	12 nF	2.4 V	225 Hz	< 0.3
Ground-Switched Rectifier [13]	$< 14 \ \mu W$	12 nF	2.4 V	225 Hz	< 0.9
Recycling-Inductor Rectifier [13]	$< 20 \ \mu W \ (L = 22 \ \mu H)$ $< 47 \ \mu W \ (L = 820 \ \mu H)$	12 nF	2.4 V	225 Hz	$< 1.3 (L = 22 \mu H)$ $< 3.0 (L = 820 \mu H)$
Bridge-Free Harvester [15]	$30 \ \mu W \ (L = 160 \ \mu H)$	275 nF	1.2 V	100 Hz	0.8
Buffered Bridge-Free Harvester [16]	477 μW (L = 10 mH)	19.5 nF	12.6 V	176 Hz	0.88
Energy-Investing Harvester	46 $\mu$ W (L = 330 $\mu$ H, E <sub>I(BAT)</sub> = 0.8 nJ)	15 nF	2.6 V	143 Hz	3.2
[1his work]	$52 \ \mu W \ (L = 330 \ \mu H, E_{I(BAT)} = 91 \ nJ)$				3.6

TABLE I. COMPARISON OF MEASURED HARVESTING PERFORMANCE RESULTS