

A 0.7- μm BiCMOS Electrostatic Energy-Harvesting System IC

Erick O. Torres, *Graduate Student Member, IEEE*, and Gabriel A. Rincón-Mora, *Senior Member, IEEE*

Georgia Tech Analog, Power, and Energy IC Research Lab, Atlanta, GA 30332-0250 USA

Phone: (404) 385-2768, E-mail: erick.torres@gatech.edu, rincon-mora@gatech.edu

Abstract: Self-powered microsystems like wireless microsensors and biomedical implants derive power from in-package minibatteries that can only store sufficient energy to sustain the system for a short life. The environment, however, is a rich source of energy that, when harnessed, can replenish the otherwise exhausted battery. The problem is harvesters generate low power levels and the electronics required to transfer the energy to charge a battery can easily demand more than the power produced. This paper presents how a $1 \times 1 \text{ mm}^2$ 0.7- μm BiCMOS vibration-supplied electrostatic energy-harvesting system IC produces usable energy. The IC charges and holds the voltage across a vibration-driven variable capacitor C_{VAR} so that ambient kinetic energy can induce C_{VAR} to generate current into the battery when capacitance decreases, as the plates separate. The precharger, harvester, monitoring, and control microelectronics draw enough power to operate, yet allow the system to yield (experimentally) 1.27, 2.14, and 2.87 nJ per vibration cycle for battery voltages at 2.7, 3.5, and 4.2 V, which at 30 Hz produce 38.1, 64.2, and 86.1 nW. Experiments further show that the harvester system prototype charges 1 μF (emulating a small thin-film Li Ion) from 3.5 to 3.81 V in 35 s.

Index Terms: Electrostatic energy harvester IC, vibration, low energy, microsensor, microsystem

I. Voltage-Constrained Electrostatic Energy Harvesting

Microscale devices like sensing nodes in wireless networks [1]–[2] and biomedical implants [3]–[5] typically operate in inaccessible environments where recharging and replacing a battery are prohibitive. For this reason, self-powering these systems from miniaturized energy sources, such as thin-film Li Ions [6]–[8] and microscale fuel cells [9], is important. The problem is limited space constrains energy storage to the point short lifetimes are only possible. By harnessing ambient energy, however, from light [10], thermal gradients [8], [11]–[13], and/or vibrations [14]–[15], harvesters can replenish what the system consumes, keeping its low-capacity battery charged and, in consequence, extending its operational life [16].

Although sunlight provides considerable energy, indoor lights furnish 1–2 orders of magnitude less energy, just as thermal gradients across a microscale platform cannot induce large enough temperature differences [14] to produce meaningful power levels (without the aid of impractically large heat sinks). Vibrations may not generate as much power as sunlight but they

consistently and reliably produce considerably more than indoor lighting and thermal gradients [14]. Converting energy from strain on piezoelectric materials [17]–[19] or motion of a coil through a magnetic field [20]–[22], however, generates ac voltages that require a power-hungry rectifier and demand difficult-to-integrate materials. Fortunately, microelectromechanical systems (MEMS) can integrate vibration-sensitive capacitors [14], [23] with which to harness kinetic energy [24]–[25].

As vibrations work against the electrostatic force of a mechanical variable capacitor C_{VAR} to push its plates apart, electrostatic harvesters draw and convert kinetic energy from the environment [14], [24]–[26]. One way of doing so is by constraining the charge in C_{VAR} so that, as vibrations separate C_{VAR} 's plates, capacitance decreases and capacitor voltage v_C increases ($Q_{\text{CONST}} = C_{\text{VAR}}v_C$), augmenting the energy stored in C_{VAR} in the process. The drawback is that v_C can increase to voltages (e.g., 300 V) that easily exceed the breakdown limits of high-volume (low-cost) semiconductor processes (e.g., 5–12 V), requiring higher voltage transistors that are only available in more expensive technologies, like in silicon-on-insulator (SOI) technologies [27]. Alternatively, fixing the capacitor voltage and allowing vibrations to change capacitance produces charge q_C ($q_C = C_{\text{VAR}}V_{\text{CONST}}$) in the more benign form of harvesting current i_{HARV} :

$$i_{\text{HARV}} = \frac{dq_C}{dt} = \frac{d(C_{\text{VAR}}V_{\text{CONST}})}{dt} = V_{\text{CONST}} \left(\frac{\partial C_{\text{VAR}}}{\partial t} \right). \quad (1)$$

Although constraining voltage is compatible with standard processes, typical implementations employ an additional voltage source [24] (which contradicts the goals of integration) to fix C_{VAR} 's voltage and an energy-transferring circuit (that consumes power) to charge the battery. Connecting C_{VAR} to a constraining capacitor (i.e., a low-capacity battery) via a unidirectional diode [28]–[29] holds C_{VAR} 's voltage, but only momentarily because i_{HARV} raises the constraining capacitor's voltage, so C_{VAR} must undergo a charge-constrained phase every cycle to keep up. Although viable, the basic problem here is that energy harvested during the charge-constrained phase does not charge the targeted battery. Including materials with a permanent charge such as electrets [30] and floating-charge electrodes [31] are better voltage references, but only at the expense of complicated assembly and fabrication processes. The proposed integrated circuit (IC) avoids an additional source by using the system's already-existing battery to constrain C_{VAR} 's voltage, driving i_{HARV} directly into the target battery without intervening microelectronics.

Charging the battery with ambient energy still requires monitoring, control, and precharge circuits that demand power to function. This paper presents how a voltage-constrained electrostatic energy-harvester system IC prototype is able to operate with low enough energy to produce a net energy gain. To this end, Sections II and III describe the proposed energy-harvesting scheme and

accompanying system, while Section IV explains the design details of the IC. Sections V and VI then show and evaluate the experimental results obtained, drawing relevant conclusions in Section VII.

II. Energy-Harvesting Scheme

As the battery clamps and holds C_{VAR} 's voltage v_C , vibrations work against its electrostatic force to separate its plates, decreasing C_{VAR} from maximum C_{MAX} to minimum C_{MIN} , and converting kinetic energy to electrical in the form of i_{HARV} . Before connecting C_{VAR} to the battery, the system must precharge C_{VAR} to battery voltage V_{BAT} to avoid incurring considerable Ohmic conduction losses in the connecting switch, as a significant voltage would otherwise exist across the conducting switch that would dissipate much of the energy harvested [32]. An ideal (i.e., quasi-lossless) precharge block, on the other hand, transfers enough energy to ensure v_C at C_{MAX} reaches V_{BAT} , resulting in a theoretical energy investment E_{INV} from the battery that is equivalent to

$$E_{\text{INV}} = \frac{1}{2} C_{\text{MAX}} V_{\text{BAT}}^2. \quad (2)$$

After connecting C_{VAR} to the battery, as shown in the Harvest phase of Fig. 1, C_{VAR} decreases in response to vibrations, charging the battery with i_{HARV} and augmenting its energy by E_{HARV} :

$$E_{\text{HARV}} = \int V_{\text{BAT}} i_{\text{HARV}}(t) dt = \Delta C_{\text{VAR}} V_{\text{BAT}}^2. \quad (3)$$

After reaching C_{MIN} , the IC disconnects C_{VAR} from the battery to avoid the reverse process (current) from discharging the battery. At this point, energy remains in C_{VAR} but its value is so low that attempting to recover it with another precharge-like energy-transfer process dissipates most of what remains. Instead, the IC leaves C_{VAR} open-circuited (i.e., under charge-constrained conditions) in the Reset phase (Fig. 1) so that as vibrations push the capacitor plates together and C_{VAR} increases, v_C decreases and resets to a lower value. When C_{VAR} reaches C_{MAX} , the IC again precharges C_{VAR} and the process repeats. Since harvested energy E_{HARV} surpasses E_{INV} , the energy in the battery increases with each cycle by an ideal net energy gain E_{NET} :

$$E_{\text{NET}} = E_{\text{HARV}} - E_{\text{INV}} = \left(\frac{1}{2} C_{\text{MAX}} - C_{\text{MIN}} \right) V_{\text{BAT}}^2. \quad (4)$$

In practice, E_{HARV} must overcome not only precharge investment E_{INV} but also the losses associated with each phase in the cycle. This is a considerable challenge because E_{HARV} is low to begin with and each phase requires monitoring and control circuitry to detect C_{MAX} during reset to initiate the precharge phase and C_{MIN} to disconnect C_{VAR} from the battery at the end of the harvesting phase. To mitigate these losses, the proposed system employs low-energy strategies such as operating with subthreshold currents and shutting off unused components, but not without carefully comprehending the low-bandwidth and startup implications of such actions.

III. Proposed Energy Harvester System

The proposed IC coordinates each phase in the energy-harvesting cycle by (i) detecting C_{MAX} during reset, (ii) precharging C_{VAR} , (iii) connecting C_{VAR} to the battery to allow vibrations to drive i_{HARV} into the battery, (iv) detecting C_{MIN} during the harvesting phase, and (v) disconnecting C_{VAR} from everything during reset. Each functional block in the system (Fig. 2) corresponds to a phase in the process that the digital controller enables and powers in sequence, one at a time as each phase occurs. For instance, the precharge detection block monitors when C_{VAR} reaches C_{MAX} during reset to trigger the next phase in the cycle: precharge. During precharge, the detection circuits shut off and the IC charges C_{VAR} to V_{BAT} . Afterwards, the precharger circuits shut off, prompting harvesting switch S_H to connect C_{VAR} to V_{BAT} . During the ensuing phase, the controller powers the harvest detection circuits so they monitor when C_{VAR} reaches C_{MIN} , after which C_{VAR} resets and the controller again enables the precharger, allowing the cycle to repeat as vibrations swing C_{VAR} between C_{MAX} and C_{MIN} .

To start, the quasi-lossless inductor-based switching circuit in Fig. 2 transfers E_{INV} from the battery to charge C_{VAR} to V_{BAT} . To this end, the battery energizes both L and C_{VAR} with E_{INV} when closing energizing switch S_E . Once done, opening S_E and closing de-energizing switch S_D connects switching node v_{SW} to ground and de-energizes L into C_{VAR} . After C_{VAR} absorbs and exhausts L 's energy, capacitor voltage v_C reaches V_{BAT} and S_D disengages, which is when the precharge phase terminates. Note that fully draining L and allowing its current i_L to remain at zero for a finite fraction of the vibration period is analogous to operating L in discontinuous-conduction mode (DCM), when referring to switching converters. Also notice the reason the circuit is quasi lossless is because L allows the voltages across the switches to remain low (in the mV range) while they conduct i_L . As in buck converters, an asynchronous diode could replace S_D , but only at the expense of higher conduction losses because a diode drops roughly 0.7 V when conducting current.

Ideally, to charge C_{VAR} to V_{BAT} , the battery should energize L and C_{VAR} for 1/6 of their natural frequency, which corresponds to charging C_{VAR} during the energizing phase to $0.5V_{BAT}$ [32]. In practice, however, power losses across the system, delays, and other non-idealities (when energizing and de-energizing L) dissipate a portion of E_{INV} , which means C_{VAR} 's energizing target voltage must exceed $0.5V_{BAT}$ to compensate for these losses. In other words, actual E_{INV} must exceed its theoretical lower bound. Then, after fully de-energizing L into C_{VAR} (when i_L approaches zero), S_D shuts off to avoid discharging C_{VAR} . Note the precharge phase only lasts a small fraction of the vibration period (about 100–200 ns of 0.01–1 s) [14], which means C_{VAR} 's vibration-induced variation, as perceived by the precharger, is slow enough to seem constant near C_{MAX} .

After precharge, the IC connects C_{VAR} to the battery and vibrations decrease C_{VAR} and generate i_{HARV} , which charges the battery. The controller disconnects C_{VAR} once it reaches C_{MIN} because i_{HARV} in reverse would otherwise discharge the battery. Due to the intrinsic resistance of the connecting switch (S_H), i_{HARV} induces a voltage drop that forces C_{VAR} to raise its voltage v_C slightly above V_{BAT} during the harvesting phase. The harvest-detection block then monitors v_C and prompts S_H to disengage when v_C drops to V_{BAT} , which happens when i_{HARV} decreases to zero, that is, when C_{VAR} reaches C_{MIN} . Although a diode would engage and disengage automatically with i_{HARV} (asynchronously), its forward voltage drop requires a brief charge-constrained phase as v_C increases a diode voltage above V_{BAT} , resulting in energy losses [32]. Using synchronous switch S_H is more efficient than a diode as long as its control circuitry consumes less power than the diode's. For optimal results, nAs bias the harvesting detection block in subthreshold and the system's control logic enables it only during the harvesting phase, which is half the vibration cycle.

After harvesting, the IC disconnects C_{VAR} and leaves it open-circuited during the reset phase so v_C can decrease automatically when C_{VAR} increases. During this phase, the precharge detector indirectly senses C_{VAR} and detects when it reaches C_{MAX} . Because v_C decreases with increasing C_{VAR} , v_C begins to increase after C_{VAR} reaches C_{MAX} and starts to decrease, which means minimum capacitor voltage $V_{C(min)}$ corresponds to when C_{VAR} is at C_{MAX} . In this way, the IC uses the remnant energy left in C_{VAR} after the harvesting phase to detect C_{MAX} , which the system would otherwise lose. Like the harvesting counterpart, subthreshold currents bias the precharge detector and it only engages during reset, which is half the vibration cycle.

IV. Energy Harvester IC Prototype

The harvesting system (Fig. 3) integrates all blocks into a single silicon IC, with the exception of L , C_{VAR} , and the current-setting resistors of the nA bias-current generator. Resistors R_{DLYA} and R_{HARV} are off chip for testability purposes only, to freely adjust their values when experimenting with the IC. Similarly, the IC relied on off-chip reference voltage V_{REF} to modify the pre-charging target voltage easily during experiments, optimum values of which depend on the losses across the system.

Precharger: MP_E and MN_D in Fig. 4 and their inverting drivers energize and de-energize L to charge C_{VAR} to V_{BAT} . As L and C_{VAR} energize, comparator CP_{VC} senses v_C until it reaches V_{REF} , at which point CP_{VC} opens MP_E and, after a dead period during which time both switches remain off, MN_D closes to de-energize L . L 's de-energizing current i_L then flows to v_C through MN_D , causing v_{SW} to fall slightly below 0 V until i_L falls to 0 A. CP_{SW} senses when i_L reaches 0 A indirectly by monitoring when v_{SW} rises to 0 V, which indicates the end of the de-energizing step and the precharge phase.

CP_{SW} 's delay, however, would keep MN_D engaged long enough to discharge C_{VAR} , had not a built-in offset voltage V_{OS} been included. The offset shifts the trip point so that CP_{SW} starts tripping just before v_{SW} reaches 0 V, relying on its delay for its output to transition when v_{SW} actually nears 0 V. Before either CP_{VC} or CP_{SW} becomes functional, however, the first step in the precharge process is to power their local bias-current generator. Once the bias is ready, MP_E closes and the generator powers both comparators, but only enables CP_{VC} , forcing CP_{SW} to remain high until the start of the de-energizing step. Note precharge only occurs during a diminutive fraction of the entire cycle (e.g., 200 ns of 33 ms) so all precharge circuits must be sufficiently fast, which means transistors in CP_{VC} and CP_{SW} must operate in strong inversion. Even so, because their currents only flow during precharge, they do not represent a significant energy loss.

As mentioned, CP_{VC} signals the end of the energizing step when v_C reaches V_{REF} . CP_{VC} (Fig. 5) uses an n-type input pair with a p-type load mirror to feed a common-source (CS) transistor and subsequently drive a digital inverter. High-impedance cascode current sources bias each gain stage and all the NMOS and PMOS bulks connect to 0 V and V_{BAT} , respectively, unless otherwise specified. CS MP_2 further amplifies the signal from the first stage to decrease shoot-through (short-circuit) current in the ensuing inverters because a steeper transition decreases the time pull-up and -down transistors conduct simultaneously. Switch MN_H sinks additional current from the current mirror when v_{O2} is high to establish hysteresis. The differential pair features minimum channel lengths to keep delays short, even at the expense of accuracy, given adjustments in V_{REF} can compensate for offsets. The comparator generates fast and slow outputs $v_{E-END(Fast)}$ and $v_{E-END(Slow)}$ to create dead time between the energizing and de-energizing steps, which would otherwise produce shoot-through (short-circuit) current. When CP_{VC} trips high, for example, $v_{E-END(Fast)}$ first opens MP_E to end the energizing step and, after the short delay R_{SL} and C_{SL} produce, $v_{E-END(Slow)}$ closes MN_D to start the de-energizing counterpart and enables CP_{SW} . Note only one decision in CP_{VC} (as in the other comparators) matters: when its output transitions high. For this reason, class-A MP_2 's sourcing current sets this high-speed transition and bias I_{B2} slews the other.

CP_{SW} 's input stage (in Fig. 6) monitors voltages near and below 0 V with a common-gate, gate-coupled NMOS differential pair. PMOS source followers then level-shift the signal higher above 0 V to drive an NMOS differential pair, whose output drives CS PMOS amplifier MP_4 . Offset current I_{OS} establishes a systematic imbalance that produces input-referred offset V_{OS} in CP_{SW} . Similarly, switch MN_H steers offset current I_H only when output v_{O4} is high to establish hysteresis so CP_{SW} cannot trip again until v_{SW} is well below 0 V. The bulks of the input NFETs are connected to their respective sources to prevent v_{SW} , which swings below 0 V, from inducing considerable

substrate current through MN_{12} 's body diode. The systematic offset I_{OS} is, by design, large enough to overwhelm the random offset that results from placing MN_{11} and MN_{12} in separate p-type isolation tanks. Recall that at this point in the cycle, after i_L drops to 0 A, CP_{SW} trips low and signals the end of the de-energizing step and precharge phase, allowing the harvesting phase to begin while shutting all precharge circuits off and returning them to their previous states.

To generate the bias currents CP_{VC} and CP_{SW} require, the precharge block features its own local bias block. The circuit, shown in Fig. 7a, creates a first-order temperature-compensated (bandgap-like) current I_B by combining MP_{P3} 's proportional-to-absolute-temperature (PTAT) current with MP_{C3} 's base-emitter defined current (i.e., complementary-to-absolute-temperature CTAT). The base-emitter voltage difference between NPN pair Q_1 - Q_2 , which the circuit impresses across R_{PTAT} , is PTAT so R_{PTAT} 's current is also PTAT (when R_{PTAT} 's temperature coefficient is low). Similarly, impressing Q_1 's base-emitter voltage across R_{CTAT} induces a CTAT current through R_{CTAT} .

The control logic only powers and enables the current generator during the precharge phase, which again, is a miniscule fraction of the vibration cycle. When power-down signal v_{PWRD} is high, the generator is off because MN_{C1} pulls Q_1 - Q_2 's base terminals to 0 V, keeping R_{PTAT} and R_{CTAT} 's currents at 0 A. In addition, v_{PWRD} engages MN_{PW5} to charge and initialize C_{PW} to a “threshold” voltage below V_{BAT} (MN_{PW4} is off). The purpose of precharging C_{PW} (at the gate of MN_{PW2}) is to *momentarily* prompt a startup response by pulling current I_{PW} from PTAT mirror MP_{P1} - MP_{P2} . In other words, when v_{PWRD} first transitions low to power the circuit, MN_{PW3} engages and C_{PW} 's initial voltage induces MN_{PW2} to sink considerable current (I_{PW}), but only until the circuit “starts,” after which point MN_{PW4} discharges C_{PW} and shuts MN_{PW2} off [33]. Note that even though increasing I_{PW} accelerates the startup time, quiescent losses in the circuit remain the same since no quiescent current flows through the startup circuit before or after it powers, unlike conventional techniques [33]. To allow the bias generator to settle to its steady state, the monitor circuit in Fig. 7b only signals the system the current generator is ready when a delayed version (by C_1 - C_2) of the current generated in Fig. 7a is able to discharge C_3 sufficiently to trip current-limited inverter MN_2 - MP_2 .

The digital control logic (Fig. 8) synchronizes the energizing and de-energizing steps in the precharge phase. More specifically, v_{PCH} from the precharge detector prompts the system to commence precharge by signaling the current generator to start (when v_{PWRD} is low). Once the generator is ready, v_{I-RDY} transitions high and forces PMOS-gate signal v_{GP} to close MP_E . When the energizing step ends, CP_{VC} 's fast output $v_{E-END(Fast)}$ shuts MP_E off and slower output $v_{E-END(Slow)}$, after a short delay, engages MN_D and sets latch SR_{SW} with NMOS-gate signal v_{GN} , where SR_{SW} 's output enables CP_{SW} . Tripping CP_{SW} 's output v_{D-END} low forces v_{GN} low, which opens MN_D . Signals v_{D-END}

and v_{GN} reset power-down latch SR_{PVD} to shut all precharge circuits off. The rising edge detector in Fig. 9a senses low-to-high transitions by comparing (with an AND gate) a digital input signal with its inverted and delayed counterpart. An initial low state therefore enables the AND gate to detect an ultimate high and an initial high disables the gate. Detecting the opposite edge amounts to inverting all signals so the falling edge detector in Fig. 9b simply inverts the input of another rising edge detector. With SR_{PVD} 's output down, since v_{GN} and v_{GP} are already low and high, precharge ends as $v_{PCH-END}$ transitions to a high state, which signals the harvesting phase to begin.

Harvest Detection: After precharge, back-to-back transistors MP_{HA} and MP_{HB} in Fig. 3 connect C_{VAR} to the battery. Each transistor blocks the other's body diode to avoid unwanted currents from flowing into or out of the battery, and both are minimum size to reduce the parasitic capacitances they introduce. Their cumulative channel resistance creates an Ohmic voltage drop that raises v_C above V_{BAT} when i_{HARV} flows into the battery. Harvest-detect comparator $CP_{HARV-DET}$ monitors when this voltage drops to 0 V (i.e., when v_C equals V_{BAT}) because harvesting ends when i_{HARV} reduces to 0 A, which results when C_{VAR} reaches C_{MIN} . Since i_{HARV} is in the nA range, the voltage difference between v_C and V_{BAT} is low, so inserting an additional 100 k Ω (R_{HARV}) in the path (between $CP_{HARV-DET}$'s inputs) increases this voltage and alleviates $CP_{HARV-DET}$'s gain (resolution) requirement.

When precharge ends, digital signal $v_{PCH-END}$ sets the SR latch in Fig. 10 to prompt MP_{HA} and MP_{HB} (with v_{HARV}) to connect C_{VAR} to the battery and enable $CP_{HARV-DET}$. When v_C drops to V_{BAT} , $CP_{HARV-DET}$ resets the latch to force v_{HARV} high and both break the C_{VAR} - V_{BAT} connection and disable $CP_{HARV-DET}$, which subsequently returns to its previous high state. v_{HARV} then prompts the logic to power and enable the precharge detector during the ensuing reset phase.

Since $CP_{HARV-DET}$ operates for roughly each half cycle (e.g., 16.7 ms), subthreshold currents bias the comparator to minimize its use of energy. $CP_{HARV-DET}$'s propagation delay is therefore in the μs range, which is considerably shorter than typical vibration periods. Because $CP_{HARV-DET}$'s input common-mode voltage surpasses V_{BAT} (slightly), NMOS source followers in Fig. 11 level-shift the input down before feeding them into an NMOS differential pair, whose output feeds cascaded CS amplifiers MP_3 , MN_4 , and MP_5 . $CP_{HARV-DET}$ includes several gain stages because it must discern a small differential input voltage. Like before, MN_H sinks additional current from mirror MP_{21} - MP_{22} when v_{O3} is high to establish hysteresis and only one transition in the class-A amplifiers matters: when v_{HV-END} falls. Because v_{O22} might discharge before v_{O21} during power-up and cause $CP_{HARV-DET}$ to glitch, the deglitch circuit in Fig. 12 holds v_{O22} to V_{BAT} while other nodes discharge and enough current flows through current-mirror MP_{21} - MP_{22} . While disabled, deglitch circuit output v_{EN-DLY} is at 0 V, keeping v_{O22} and v_{HV-END} at V_{BAT} . When current source I_B powers the circuit, C_{G1} holds v_{GL}

down and MN_{G3} off until MP_{G1} 's current (which exceeds MN_{G2} 's) raises v_{GL} above MN_{G3} 's threshold and v_{EN-DLY} transitions to release its hold on v_{O22} and v_{HV-END} . After $CP_{HARV-DET}$ detects i_{HARV} reaches 0 A, the logic disables $CP_{HARV-DET}$, forcing its output high to prepare it for the next harvesting phase.

Precharge Detection: During reset, v_C decreases as C_{VAR} increases in charge-constrained fashion, so perceiving when v_C reaches $V_{C(min)}$ equates to detecting C_{MAX} . Precharge-detect comparator $CP_{PCH-DET}$ compares v_C with a delayed version of itself (v_{CDLY}), which the RC delay in Fig. 13 generates. As a result, as v_C decreases, v_{CDLY} remains higher than v_C and $CP_{PCH-DET}$'s output v_{PCH} remains low. When v_C reaches $V_{C(min)}$ and starts its ascent, v_C surpasses v_{CDLY} and causes $CP_{PCH-DET}$ to trip and transition v_{PCH} to a high state, signaling C_{VAR} is ready for precharge. The challenge is typical vibration frequencies are in the 1–100 Hz range [14], and generating a discernable voltage across $CP_{PCH-DET}$ requires a substantial delay between v_C and v_{CDLY} . Additionally, delay resistors dissipate energy proportional to the energy transferred to delay poly-poly capacitor C_{DLY} , which represents an over-investment. For this reason, C_{DLY} is low at 2 pF, and to generate the delay necessary to detect $V_{C(min)}$ at 30 Hz, R_{DLY} is 42 M Ω . Of the 42 M Ω , 12 M Ω are on chip as R_{DLYB} in a “very-high sheet-resistivity” poly-silicon strip and, for testing flexibility, 30 M Ω are off chip as R_{DLYA} in a thick-film resistor. R_{DLYB} occupied $90 \times 120 \mu m^2$ of silicon area so integrating the remainder would have demanded $360 \times 110 \mu m^2$. To save area, substituting R_{DLY} with a subthreshold-operated transistor is possible, but at the expense of additional power losses and design complexity.

To conserve energy, the circuit only powers $CP_{PCH-DET}$ during reset. Digital signal v_{HARV} , which controls harvesting PMOS switch MP_H (in Fig. 3), transitions high to (i) disconnect C_{VAR} from the battery at the end of the harvesting phase (when C_{VAR} reaches C_{MIN}) and (ii) set the set-reset (SR) latch of the precharge detector on its rising edge. The inverted output of the latch then powers and enables $CP_{PCH-DET}$, whose output v_{PCH} remains low (because disabling $CP_{PCH-DET}$ forces v_{PCH} low) until v_C begins to increase. Once $CP_{PCH-DET}$ trips, the rising edge of v_{PCH} resets the latch, whose output subsequently disables $CP_{PCH-DET}$ and starts the precharge phase.

Similar to the harvest-detect comparator, $CP_{PCH-DET}$ conserves energy by powering for roughly each half cycle during reset and biasing with subthreshold currents. Its topology is similar to CP_{VC} (Fig. 5) but without RC delay and a PMOS input pair to detect v_C as it drops during reset. Hysteresis is included to filter noise jitter that would otherwise result when v_C and v_{CDLY} cross slowly. As a result, v_C must fall below v_{CDLY} by another 100 mV before $CP_{PCH-DET}$ can trip. A deglitch circuit, like in Fig. 12, delays enable signals. Once operational, $CP_{PCH-DET}$ initiates precharge when C_{VAR} reaches C_{MAX} and disables itself afterwards until the onset of the next cycle.

nA Generator: Subthreshold currents generated by the circuit in Fig. 14 bias the precharge and harvest detection comparators. The gate-source voltage difference between subthreshold-operated MOSFETs MN_{P1} - MN_{P2} is PTAT so the current it induces across R_{PTAT} is also PTAT. Similarly, forcing MN_{P1} 's gate-source voltage across R_{CTAT} generates a CTAT current through R_{CTAT} and MP_{C3} that, when combined with MP_{P3} 's PTAT current, produces a first-order temperature-compensated (bandgap-like) current I_B . The main challenge here is low currents demand high resistances, which is why the circuit uses 50- and 570-M Ω off-chip thick-film resistors. Note that other subthreshold designs [34]-[35] require lower resistances by only deriving current from a PTAT voltage (in the 50-mV range) rather than a CTAT voltage, which is around 500 mV, the purpose of which is to temperature-compensate bias currents and avoid higher currents (power) at high temperatures.

The nA generator starts with the system and is always operational because, when not biasing a circuit in one phase, it powers another. Therefore, to minimize energy losses, the startup circuit must either shut off completely during normal operation or sink a negligibly low current. With the latter, the small leakage current reverse-biased p^+/n -well diode D_{ST} in Fig. 14 produces biases long-length diode-connected NMOSFETs MN_{S1} - MN_{S2} to establish a reference voltage for MN_{S3} . The idea is for MN_{S3} to prevent PTAT transistors MN_{P1} - MN_{P2} from shutting off by sourcing current into C_{C1} when MN_{C1} 's gate voltage attempts to drop, which indicates the PTAT generator is liable to enter a zero-current state – C_{C1} - C_{C2} keep noise transients from inadvertently engaging MN_{S3} . Note MN_{C1} 's gate voltage is sufficiently high during normal operation to keep MN_{S3} off. Lastly, a monitor circuit like in Fig. 7b ascertains when the generator is ready to prompts the system to proceed with startup.

Startup: The harvesting system synchronizes to the variations in C_{VAR} by (i) waiting until its nA-current generator is ready and (ii) subsequently discharging (and initializing) C_{VAR} to 0 V; the precharger then charges C_{VAR} , irrespective of its value. If C_{VAR} happens to be decreasing, harvest-detect comparator $CP_{HARV-DET}$ senses when C_{VAR} reaches C_{MIN} (when i_{HARV} is 0 A) and prompts (synchronizes) the system to cycle through the ensuing reset and precharge phases, even if the first cycle harnesses little to no energy. Conversely, if the system starts when C_{VAR} is increasing, a reverse harvesting current discharges the battery slightly while causing v_C to fall below V_{BAT} , which triggers $CP_{HARV-DET}$ and forces (synchronizes) the system into a reset phase. In this way, after one or two irregular cycles, the system starts and synchronizes to C_{VAR} , irrespective of C_{VAR} 's initial value.

V. Experimental Results

The proposed harvester was integrated into the 0.7- μm BiCMOS $1 \times 1 \text{ mm}^2$ silicon die in Fig. 15a, packaged in a 32-pin plastic quad-flat package (PQFP), and tested on the printed-circuit board (PCB)

in Fig. 15b. The IC includes the entire system (Fig. 3) except L, C_{VAR} , and for testing purposes, bias, delay, and sense resistors R_{PTAT} - R_{CTAT} , R_{DLYA} , and R_{HARV} . These resistors were untrimmed, and their values were unchanged in all samples measured. No action was taken to improve accuracy because a 20% variation in R_{DLY} (according to simulations) corresponded to only 1.7% variation in detecting C_{MAX} and 20% variations in R_{PTAT} and R_{CTAT} had negligible impact on the total energy harvested (at most 4.7% change). However, $CP_{PCH-DET}$ includes sufficient input-referred-offset and voltage-gain margin to accommodate the 20% voltage variation that results between its input terminals v_C and v_{CDLY} . The IC also incorporates test-only circuits such as pin-out digital buffers, extra test-mode logic, and redundant comparators. The $2 \times 2 \times 1 \text{ mm}^3$ 10- μH Coilcraft EPL2010 inductor used introduced a maximum equivalent series resistance (ESR) of 1Ω . The purpose of the prototyped $10.16 \times 20.32 \text{ cm}^2$ ($4 \times 8 \text{ in}^2$) and 0.125 kg C_{VAR} in Fig. 16a was to emulate a MEMS counterpart and test the system.

C_{VAR} : C_{VAR} in Fig. 16a features a top plate of two $10.16 \times 20.32 \times 0.013 \text{ cm}^3$ ($4 \times 8 \times 0.005 \text{ in}^3$) 1095-spring steel sheets and a $10.16 \times 20.32 \times 0.046 \text{ cm}^3$ ($4 \times 8 \times 0.018 \text{ in}^3$) steel bottom plate. Three non-conducting nylon screws with separating 0.1 cm-thick nylon washers connect the plates across their centerline axis. Before testing the IC, the inverting op amp in Fig. 16b measures (via output v_{OUT}) C_{VAR} as it shakes by amplifying high-frequency input v_{IN} by C_{VAR}/C_{REF} [36] (Fig. 16c). As a result, the gain across the circuit is a direct measure of C_{VAR} , when using a well-characterized reference capacitor C_{REF} . Ultimately, measurements show C_{VAR} resonates at 30 Hz and varies from 165.8 to 967.7 pF when shaken at the middle screw by a Brüel & Kjær 4810 vibration source with an acceleration of approximately 70 m/s^2 . Note however that typical environments feature accelerations below 12 m/s^2 [14].

Harvest and Reset: A 100 V/V LTC1100 instrumentation amplifier with less than 0.075% of gain error and 10 μV of offset measures i_{HARV} by sensing the voltage drop across R_{HARV} (100 k Ω), but introduces about 25 pF of parasitic capacitance to C_{VAR} . Fig. 17 shows C_{VAR} generates up to 500 nA when using a battery at 3.5 V. As each harvesting phase ends, i_{HARV} reduces to 0 A and reset follows with C_{VAR} 's voltage v_C gradually dropping from its harvesting state of 3.5 V to a minimum (Fig. 17a). Harvesting control signal v_{HARV} in Fig. 17b transitions accordingly, with a low state engaging MP_H to connect C_{VAR} to the battery and a high state prompting the system to enter reset.

Current i_{HARV} represents (when integrated over time as it flows into the 3.5 V battery) an average gain of 11.11 nJ/cycle. The harvesting detector introduces a brief delay at the end of the harvesting phase that allows C_{VAR} to increase slightly while still connected to the battery, drawing a reverse current that discharges the battery by 342.64 pJ/cycle. The detector, which derives power

from the 3.5 V battery and is active through the harvesting phase (about 20.0 ms/cycle on average), consumes a (measured) quiescent current I_Q of 2.30–3.32 nA, resulting in an average dissipation of 190.84 pJ/cycle. Similarly, the precharge detector draws a measured I_Q of 1.13–3.34 nA for the duration of the reset phase (approximately 13.3 ms/cycle on average), resulting in an average dissipation of roughly 94.53 pJ/cycle. The vibration period is on average 33.3 ms and its corresponding frequency is 30.0 Hz. The nA generator, which biases both detection blocks and remains operational through the entire period, sinks 3.22–3.72 nA from the 3.5 V supply, dissipating an average of 400.85 pJ/cycle. As Table I summarizes, the battery gains 10.58 nJ/cycle during harvesting, loses 94.53 pJ/cycle in reset, and loses another 400.85 pJ/cycle to the nA generator.

Precharge: C_{VAR} charges from close to 0 V to its 3.5 V target (Fig. 17a) between every reset and harvesting phase. C_{VAR} 's voltage v_C first rises to roughly 3 V (Fig. 18a) when the system energizes L and C_{VAR} from the battery, as energizing switch MP_E 's low gate voltage v_{GP} from Fig. 18b induces switching voltage v_{SW} in Fig. 18a to remain high. v_C then reaches 3.5 V when the system de-energizes L into C_{VAR} (as de-energizing switch MN_D 's high gate voltage v_{GN} forces v_{SW} to stay low). The system introduces an average dead time between MP_E and MN_D conduction events of 1.86 ns.

V_{REF} , which sets v_C 's energizing target (and therefore the energizing time), was manually adjusted to ensure v_C reached V_{BAT} at the end of precharge. As before, although V_{REF} should in theory be $0.5V_{BAT}$, it was higher because the IC required more investment energy E_{INV} to compensate for the power lost in the circuit. As a result, because process and gradients across dice introduced parameter variations in the chips tested, V_{REF} varied between 2.5 and 2.8 V across prototyped ICs when tested at 3.5 V. In the end, the system energized L and C_{VAR} (on average) for about 155.44 ns, producing a peak inductor current of 23.34 mA (that subsequently dropped to 0 A –de-energized– in 79.23 ns) and an average end-of-precharge voltage of 3.79 V. Note switching node v_{SW} dropped to about –783 mV and increased to 0 V during the de-energizing step. Also notice remnant energy in L and adjacent parasitic capacitors produced oscillations in v_{SW} , which the IC eventually dampened.

The IC raises precharge enable voltage v_{PCH} (Fig. 19a) when C_{VAR} reaches C_{MAX} to prompt the system to power the precharge current generator, which becomes fully functional after approximately 262.83 ns. Once biased, the logic initiates the energize/de-energize sequence (via gate-control signals v_{GP} and v_{GN} in Fig. 19b) that subsequently charges C_{VAR} and powers both precharge comparators, enabling CP_{SW} only after the de-energize step begins. Both comparators and their current generator remain biased through the end of the pre-charge phase, marked by the fall of v_{HARV} . In the end, the current generator remains operational for about 499.63 ns, drawing 12.01–12.82 μ A from the 3.5 V battery and using approximately 21.62 pJ/cycle.

Energizing comparator CP_{VC} 's output v_{E-END} remains low until v_C reaches V_{REF} and de-energizing comparator CP_{SW} 's output v_{D-END} stays high until the end of the de-energizing step (Fig. 19c). CP_{VC} draws 22.13–24.91 μA for about 141.29 ns while v_{E-END} is low and 29.33–34.62 μA for an additional 95.51 ns until precharge ends. Similarly, CP_{SW} draws about 20.12–28.85 μA while it holds v_{D-END} high (for 205.57 ns). Built-in input offset V_{OS} , which is 153.43 mV on average, causes CP_{SW} to trip low slightly before the de-energizing step ends, which allows CP_{SW} to draw 16.74–23.78 μA for about 31.23 ns. In all, CP_{VC} , CP_{SW} , and their bias generator together demand 63.65 pJ/cycle, of which CP_{VC} dissipates 22.16 pJ/cycle and CP_{SW} 19.88 pJ/cycle.

The average energy the battery invested into the system to precharge C_{VAR} (E_{INV} in Fig. 19d) was 9.03 nJ/cycle (as measured from the battery current drawn through a series 10 Ω sense resistor). Recall E_{INV} includes the losses the logic switches and gate drivers in the IC incur during precharge. For a 3.5 V battery, for example, i_L increased (on average) to 23.34 mA, overcharging C_{VAR} to 3.79 V. The additional 290 mV in C_{VAR} caused the system to return the over-invested energy to the battery at the beginning of every harvesting phase, which is why the battery receives an average of 662.02 pJ/cycle (i.e., as i_{PCH} peaks at -3.6 mA and E_{INV} drops to roughly 8.37 nJ/cycle) when harvesting switch MP_H first closes. In all, the system invested 7.94 nJ/cycle. Note the budget in Table I adds the 485.04 pJ/cycle the 10 Ω sense resistor dissipated back because the only reason the system required this energy in the first place was to test it. (Table II summarizes the IC's experimental performance.)

Energy Gain: The total energy the system drew from vibrations in C_{VAR} exceeded all losses, producing a net positive gain of 2.14 nJ/cycle for a 3.5 V battery, which is equivalent to 64.2 nW at 30 Hz. The system also produced gains of 1.27 and 2.87 nJ/cycle at 2.7 and 4.2 V, which represents the operating range of typical Li Ions [7]. Fig. 20 illustrates how this gain charged 1 μF (C_{BAT}), which emulates a microscale battery, from 3.5 to 3.81 V in 35.16 s when setting V_{REF} to 2.8 V. Note a real battery (e.g., a 1 mAh thin-film Li Ion) has substantially higher capacity than 1 μF and its charging rate is considerably slower. As C_{BAT} 's voltage increases, C_{VAR} should precharge to an increasingly higher level, demanding V_{REF} to increase accordingly. Because V_{REF} is fixed, however, the system was eventually unable to invest sufficient energy into C_{VAR} to avoid $v_C - V_{BAT}$ mismatch voltage losses across MP_H from increasing to the point a gain was no longer possible. As a result, the system stops charging C_{BAT} at 3.81 V. Including a feedback loop to dynamically tune V_{REF} to ensure v_C reaches V_{BAT} in precharge would eliminate the problem, except the losses in the same must be low enough for the system to continue generating a net positive gain.

VI. Discussion

The fact the prototype generated and channeled 2.14 nJ/cycle (i.e., 64.2 nW at 30 Hz) into a 3.5 V battery means the system can replenish some of the energy a wireless microsensor, for example, consumes. The generated power may seem low for practical applications but duty-cycling the sensor to operate a fraction of the time viably enables the system to accumulate sufficient energy in the battery to supply the power needed (when demanded). That is to say, the on-board battery powers the sensor's high-power tasks, such as wireless transmission and readout, only after the battery amasses enough energy from the harvester. Consider, for instance, that 10 ms of wireless transmission at 5 mW and sensing at 10 μ W for 1 ms [16], [37] requires about 50 μ J, so according to the energy harvested from a 3.5 V battery, the harvester can replenish the total energy used in 778.04 s (in 13 min.). In other words, allowing the wireless micro-sensor to sense and transmit once every 13 min. enables the prototype to harvest from the environment all the energy the system requires, extending its operational life almost indefinitely, barring the wear-and-tear effects of the components.

The fundamental advantage of constraining C_{VAR} 's voltage instead of its charge is sub-5 V operation because the 50–300 V that restraining charge would otherwise produce [27] require higher voltage transistors, which only lower volume (higher cost) semiconductor technologies offer. Another benefit is using the already existing battery-to-be-charged to constrain voltage. These functional gains, however, result at the expense of lower energy because energy is proportional to voltage, and 2.7–4.2 V generates considerably lower power levels than 50–300 V. Note that matching the capacitor's electrostatic force to the damping mechanical forces produces the highest possible energy, albeit with further system complexities and, as a result, additional power losses. Nevertheless, drawing low power over time can ultimately harvest vast amounts of energy, which low-power and duty-cycled microsensors can viably manage and endure.

The prototype suffers from a few disadvantages that an otherwise improved design could relinquish. To start, as mentioned already, a low-bandwidth feedback loop should dynamically adjust V_{REF} to ensure the system charges C_{VAR} to V_{BAT} , even as V_{BAT} changes and/or other system conditions change. The designer should also optimize the speed and losses of the IC to operate at the known vibration frequency. In the presented case, C_{VAR} 's resonance frequency and capacitance range were unavailable during the design phase so optimizing the precharger's switching-conduction tradeoff losses was difficult. Additionally, operating the detection circuits for only a fraction of each half cycle would reduce losses. Finally, including battery-protection features by monitoring V_{BAT} every several vibration cycles would complete the system at a small incremental (energy) expense.

Note that the prototype outputs usable power to the microsystem even when using a non-optimal energy-conversion device (i.e., transducer). More efficient transduction schemes maximize mechanical-electrical energy conversion by minimizing mechanical losses like air friction [14]. From an electrical standpoint, a transducer optimized for voltage-constrained harvesting seeks to maximize ΔC , rather than increase C_{MAX}/C_{MIN} , which benefits charge-constrained systems. When integrated, a MEMS device would have to also manage low pull-in voltages, stiction, and relatively large areas (to realize high capacitances), so an optimized solution will more than likely exhibit both a smaller ΔC and a lower C_{MAX} (e.g., 500–100 pF) and, because of the lighter mass, resonate at higher frequency. These characteristics partially compensate one another because, while a smaller ΔC reduces the energy harvested, a lower C_{MAX} requires less investment energy and a shorter period decreases the time (energy) detection blocks operate (in each cycle). Shorter vibration periods, however, require faster comparators and proper adjustment of the precharge detection RC delay circuit. Nevertheless, the aim and significance of the presented prototype is to convert as much energy as the transducer avails, irrespective of the quality (efficiency) of the transducer, research for which others better trained in the art currently conduct.

The design used the 5 V n- and p-type MOSFETs and 8 V NPN BJTs that TI’s high-volume BiCMOS process availed. Only two instances in the entire system exploit the bipolar features offered: (1) the p-tank that embeds CP_{SW} ’s n-type input pair in Fig. 6 and (2) the vertical NPN BJTs that generate the PTAT current in Fig. 7a. Although these choices reduce noise sensitivity, improve bias accuracy, and use smaller transistors, an all-CMOS design that allows the NMOS pair to lie in the p-type substrate and employs large subthreshold MOSFETs in place of BJTs (as in Fig. 14) would work. The CMOS solution could also integrate on chip the external voltage reference and off-chip resistors the prototyped system used for testing flexibility and proof-of-concept purposes.

VII. Conclusion

The presented IC harvested 1.27, 2.14, and 2.87 nJ/cycle from vibrations at 30 Hz, generating 38.1, 64.2, and 86.1 nW, and used the energy to charge a battery at 2.7, 3.5, and 4.2 V and charge a 1 μ F battery-emulating capacitor from 3.5 to 3.81 V in 35 s. The system did this by efficiently sensing and synchronizing a variable capacitor’s state as it cycled from C_{MAX} and C_{MIN} to (i) precharge it at C_{MAX} , (ii) harvest while it decreases to C_{MIN} , and (iii) reset automatically as it increases back to C_{MAX} . Producing a net energy gain, however, ultimately translates to reducing losses, which is why the system time-managed and biased its circuits to operate only when needed and with just enough energy (deep in subthreshold). Although further duty-cycling the circuit, dynamically adjusting the

precharge target voltage, improving the nA generator, and building a reliable and efficient MEMS variable capacitor could further reduce losses and increase output power, the system nonetheless produced a net gain that could viably extend the life of a wireless microsensor indefinitely.

VIII. Acknowledgments

The authors thank Texas Instruments for sponsoring, fabricating, and packaging the IC.

References

- [1] D. Puccinelli and M. Haenggi, "Wireless sensor networks: applications and challenges of ubiquitous sensing," *IEEE Circuits and Systems Magazine*, vol. 3, no. 3, pp. 19-29, 2005.
- [2] M. Flatscher, M. Dielacher, T. Herndl, T. Lentsch, R. Matischek, J. Prainsack, W. Pribyl, H. Theuss, and W. Weber, "A robust wireless sensor node for in-tire pressure monitoring," *Proc. IEEE International Solid-State Circuits Conference (ISSCC)*, pp. 286-287, Feb. 2009.
- [3] P. Dario, M.C. Carrozza, A. Benvenuto, and A. Menciassi, "Micro-systems in biomedical applications," *Journal of Micromechanics and Microengineering*, vol. 10, no. 2, pp. 235-244, June 2000.
- [4] L.S.Y. Wong, S. Hossain, A. Ta, J. Edvinsson, D.H. Rivas, and H. Naas, "A very low-power CMOS mixed-signal IC for implantable pacemaker applications," *IEEE Journal of Solid-State Circuits*, vol. 39, no. 12, pp. 2446-2456, Dec. 2004.
- [5] A. Shamim, M. Arsalan, L. Roy, M. Shams, and G. Tarr, "Wireless dosimeter: system-on-chip versus system-in-package for biomedical and space applications," *IEEE Transactions on Circuits and Systems II*, vol. 55, no. 7, pp. 643-647, July 2008.
- [6] N.J. Dudney, "Thin film micro-batteries," *The Electrochemical Society's Interface*, vol. 17, no. 3, pp. 44-48, Fall 2008.
- [7] D. Linden and T.B. Reddy, *Handbook of Batteries*, 3rd ed., New York, NY: McGraw-Hill, 2002.
- [8] H. Lhermet, C. Condemine, M. Plissonnier, R. Salot, P. Audebert, and M. Rosset, "Efficient power management circuit: from thermal energy harvesting to above-IC microbattery energy storage," *IEEE Journal of Solid-State Circuits*, vol. 43, no. 1, pp. 246-255, Jan. 2008.
- [9] J. Li, C.W. Moore, D. Bhusari, S. Prakash, and P.A. Kohl, "Microfabricated fuel cell with composite glass/nafion proton exchange membrane," *Journal of the Electrochemical Society*, vol. 153, no. 2, pp. A343-A347, Feb. 2006.
- [10] B.A. Warneke, M.D. Scott, B.S. Leibowitz, L. Zhou, C.L. Bellew, J.A. Chediak, J.M. Kahn, B.E. Boser, and K.S. Pister, "An autonomous 16 mm³ solar-powered node for distributed wireless sensor networks," *Proc. of IEEE Sensors*, vol. 1, no. 2, pp. 1510-1515, June 2002.
- [11] I. Doms, P. Merken, R.P. Mertens, and C. Van Hoof, "Capacitive power-management circuit for micropower thermoelectric generators with a 2.1 μ W controller," *Proc. IEEE International Solid-State Circuits Conference (ISSCC)*, pp.300-301, Feb. 2008.

- [12] W. Wang, F. Jia, Q. Huang, and J. Zhang, "A new type of low power thermoelectric micro-generator fabricated by nanowire array thermoelectric material," *Microelectronic Engineering*, vol. 77, no. 3-4, pp. 223-229, Apr. 2005.
- [13] S. Dalola, M. Ferrari, V. Ferrari, M. Guizzetti, D. Marioli, and A. Taroni, "Characterization of thermoelectric modules for powering autonomous sensors," *IEEE Transactions on Instrumentation and Measurement*, vol. 58, no. 1, pp. 99-107, Jan. 2009.
- [14] S. Roundy, P.K. Wright, and J.M. Rabaey, *Energy Scavenging for Wireless Sensor Networks with Special Focus on Vibrations*, 1st ed., Massachusetts: Kluwer Academic Publishers, 2004.
- [15] P.D. Mitcheson, E.M. Yeatman, G.K. Rao, A.S. Holmes, and T.C. Green, "Energy harvesting from human and machine motion for wireless electronic devices," *Proceedings of the IEEE*, vol. 96, no. 9, pp. 1457-1486, Sept. 2008.
- [16] E.O. Torres and G.A. Rincón-Mora, "Energy-harvesting system-in-package (SiP) microsystem," *ASCE Journal of Energy Engineering*, vol. 134, no. 4, pp.121-129, Dec.2008.
- [17] E. Lefeuvre, A. Badel, C. Richard, L. Petit, and D. Guyomar, "A comparison between several vibration-powered piezoelectric generators for standalone systems," *Sensors and Actuators A: Physical*, vol. 126, no. 2, pp.405-416, Feb. 2006.
- [18] S.R. Anton and H.A. Sodano, "A review of power harvesting using piezoelectric materials (2003-2006)," *Smart Materials and Structures*, vol. 16, no. 3, pp. R1-R21, June 2007.
- [19] N.J. Guilar, R. Amirtharajah, and P.J. Hurst, "A full-wave rectifier with integrated peak selection for multiple electrode piezoelectric energy harvesters," *IEEE Journal of Solid-State Circuits*, vol. 40, no. 1, pp. 240-246, Jan. 2009.
- [20] S.P. Beeby, R.N. Torah, M.J. Tudor, P. Glynne-Jones, T. O'Donnell, C.R. Saha, and S. Roy, "A micro electromagnetic generator for vibration energy harvesting," *Journal of Micromechanics and Microengineering*, vol. 17, pp. 1257-1265, July 2007.
- [21] H. Kulah and K. Najafi, "Energy scavenging from low-frequency vibrations by using frequency up-conversion for wireless sensor applications," *IEEE Sensors Journal*, vol. 8, no. 3, pp. 261-268, Mar. 2008.
- [22] T. O'Donnell, C. Saha, S. Beeby, and J. Tudor, "Scaling effects for electromagnetic vibrational power generators," *Microsystem Technologies*, vol. 13, no. 11-12, pp. 1637-1645, July 2007.
- [23] K.B. Lee, "Design methodology for variable capacitors," *Journal of Micromechanics and Microengineering*, vol. 18, no. 2, pp. 1-13, Feb. 2008.

- [24] S. Meninger, J. Mur-Miranda, R. Amirtharajah, A. Chandrakasan, and J Lang, "Vibration-to-electric energy conversion," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 9, no. 1, pp. 64-76, Feb. 2001.
- [25] S. Roundy, P.K. Wright, and K.S.J. Pister "Micro-electrostatic vibration-to-electricity converters" *Proc. ASME International Mechanical Engineering Congress and Exposition*, pp. 487-496, Nov. 2002.
- [26] E.O. Torres and G.A. Rincón-Mora, "Electrostatic energy-harvesting and battery-charging CMOS system prototype," *IEEE Transactions on Circuits and Systems I*, vol. 56, no. 9, pp. 1938-1948, Sept. 2009.
- [27] B.H. Stark and T.C. Green "Comparison of SOI power device structures in power converters for high-voltage, low-charge electrostatic microgenerators," *IEEE Transactions on Electron Devices*, vol. 52, no. 7, pp. 1640-1648, July 2005.
- [28] R. Tashiro, N. Kabei, K. Katayama, Y. Ishizuka, F. Tsuboi, and K. Tsuchiya, "Development of an electrostatic generator that harnesses the motion of a living body," *JSME International Journal, Series C: Mechanical Systems, Machine Elements and Manufacturing*, vol .43, no. 4, pp. 916-922, Dec. 2000.
- [29] B.C. Yen and J.H. Lang, "A variable-capacitance vibration-to-electric energy harvester," *IEEE Transactions on Circuits and Systems I*, vol. 53, no. 2, pp. 288-295, Feb. 2006.
- [30] T. Sterken, P. Fiorini, G. Altena, C. Van Hoof, and R. Puers, "Harvesting energy from vibrations by a micromachined electret generator," *Proc. 14th International Conference on Solid-State Sensors, Actuators, and Microsystems*, pp. 129-132, June 2007.
- [31] W. Ma, R. Zhu, L. Rufer, Y. Zhohar, and M. Wong, "An integrated floating-electrode electric microgenerator," *IEEE Journal of Microelectromechanical Systems (MEMS)*, vol. 16, no. 1, pp. 29-37, Feb. 2007.
- [32] E.O. Torres and G.A. Rincón-Mora, "Energy budget and high-gain strategies for voltage-constrained electrostatic harvesters," *Proc. IEEE International Symposium on Circuits and Systems (ISCAS)*, pp. 1101-1104, May 2009.
- [33] Q.A. Khan, S.K. Wadhwa, and K. Misri, "Low power startup circuits for voltage and current reference with zero steady state current," *Proc. International Symposium on Low Power Design*, pp. 184-188, Aug. 2003.
- [34] E.A. Vittoz, "Analog circuits in weak inversion," in *Sub-Threshold Design for Ultra Low-Power Systems*, A. Wang, B.H. Calhoun, and A.P. Chandrakasan, Eds. New York, NY: Springer, pp.147-166, 2006.

- [35] H.J. Oguey and D. Aebischer, "CMOS current reference without resistance," *IEEE Journal of Solid-State Circuits*, vol. 32, no. 7, pp. 1132-1135, July 1997.
- [36] S.D. Senturia, *Microsystem Design*, 1st ed., Boston, MA: Kluwer Academic Publishers, 2001.
- [37] J.N. Harb, R.M. LaFollette, R.H. Selfridge, and L.L. Howell, "Microbatteries for self-sustained hybrid micropower supplies," *Journal of Power Sources*, vol. 104, no. 1, pp. 46-51, Jan. 2002.

Figure Captions and Table Titles

- Table I. Measured energy consumed and gained by the prototyped harvester system.
- Table II. IC performance summary.
- Figure 1. Energy-harvesting phases in the prototyped system: precharge, harvest, and reset.
- Figure 2. Proposed energy-harvesting system.
- Figure 3. Prototyped energy harvester (transistor dimensions are in μm).
- Figure 4. Precharger circuit (transistor dimensions are in μm).
- Figure 5. Precharge energize comparator CP_{VC} (transistor dimensions are in μm).
- Figure 6. Precharge de-energize comparator CP_{SW} (transistor dimensions are in μm).
- Figure 7. (a) Precharger bias-current generator and (b) its ready-state recognition circuit (italic values correspond to the nano-ampere bias generator and dimensions are in μm).
- Figure 8. Precharge logic operating during the (a) energize step, (b) de-energize step, and (c) through the end of the precharge phase.
- Figure 9. Digital (a) rise- and (b) fall-edge detection circuits.
- Figure 10. Harvest-detection subsystem.
- Figure 11. Harvest-detect comparator $\text{CP}_{\text{HARV-DET}}$ (transistor dimensions are in μm).
- Figure 12. Comparator $\text{CP}_{\text{HARV-DET}}$'s deglitch circuit (transistor dimensions are in μm).
- Figure 13. Precharge detection subsystem.
- Figure 14. Nano-ampere bias-current generator (transistor dimensions are in μm).
- Figure 15. (a) Die photograph of the $1 \times 1 \text{ mm}^2$ energy-harvesting IC and (b) the printed-circuit board used to test it.
- Figure 16. (a) Vibration-driven variable capacitor prototype, (b) capacitance-sensing circuit, and (c) corresponding measurement results.
- Figure 17. Experimental measurements showing (a) variable capacitor voltage v_C , harvesting current i_{HARV} , extrapolated energy gain E_{HARV} , and (b) harvesting control signal v_{HARV} during five vibration cycles.
- Figure 18. Precharge waveforms showing (a) variable capacitor voltage v_C and switch-node voltage v_{SW} with corresponding (b) energize and de-energize gate-control signals v_{GN} and v_{GP} .
- Figure 19. (a) Precharge energize and de-energize control signals v_{GN} and v_{GP} , (b) onset of precharge phase signal v_{PCH} , and start of harvest phase signal v_{HARV} , (c) CP_{VC} and CP_{SW} 's outputs, (d) precharge current i_{PCH} , and extrapolated precharge investment energy E_{INV} .
- Figure 20. Voltage profile of prototyped energy-harvesting system charging $1 \mu\text{F}$.

Table I

Phase		Measured Energy [nJ/cycle]		
		V _{BAT} = 2.7 V	V _{BAT} = 3.5 V	V _{BAT} = 4.2 V
Harvest Phase	Harvested Energy	+7.047	+11.114	+15.177
	Reverse Energy	-0.233	-0.343	-0.398
	Control Dissipation	-0.148	-0.191	-0.230
Reset Phase	Control Dissipation	-0.069	-0.095	-0.120
Pre-Charge Phase	Invested Energy	-5.629	-9.027	-13.005
	Returned Energy	+0.353	+0.662	+1.320
	Sense Resistor	+0.304	+0.485	+0.681
	Control Circuits	-0.048	-0.064	-0.067
Nano-Ampere Current Generator		-0.304	-0.401	-0.489
Net Energy Gain		<u>+1.273 nJ/cycle</u>	<u>+2.140 nJ/cycle</u>	<u>+2.869 nJ/cycle</u>

Table II

Die Information			1 × 1 mm ² 0.7-μm BiCMOS Chip		
Number of Transistors			799 Transistors		
V _{BAT} Range			2.7 V	3.5 V	4.2 V
Pre-Charge Control	CP _{VC}	I _Q , High Output	27.8-32.9 μA	29.3-34.6 μA	30.5-35.8 μA
		I _Q , Low Output	21.0-23.7 μA	22.1-24.9 μA	23.0-25.8 μA
		t _{ON,AVG} (High/Low)	105.5/136.3 ns	95.5/141.3 ns	63.3/147.7 ns
		Avg. V _{OS}	54.7 mV	57.0 mV	63.6 mV
	CP _{SW}	I _Q , High Output	16.9-24.2 μA	20.1-28.9 μA	22.2-32.0 μA
		I _Q , Low Output	13.8-19.9 μA	16.7-23.8 μA	18.7-25.9 μA
		t _{ON,AVG} (High/Low)	199.1/42.6 ns	205.6/31.2 ns	185.1/25.9 ns
		Avg. V _{OS}	186.6 mV	153.4 mV	142.1 mV
	Local μA Bias	I _Q	11.5-12.3 μA	12.0-12.8 μA	12.4-13.2 μA
t _{ON,AVG}		562.5 ns	499.6 ns	376.2 ns	
Harvest Detection	CP _{HARV-DET}	I _Q	2.3-3.3 nA	2.3-3.3 nA	2.4-3.4 nA
		t _{ON,AVG}	20.5 ms	20.0 ms	19.7 ms
		Avg. V _{OS}	8.3 mV	7.4 mV	7.1 mV
Pre-Charge Detection	CP _{PCH-DET}	I _Q	1.1-3.2 nA	1.1-3.3 nA	1.2-3.4 nA
		t _{ON,AVG}	12.9 ms	13.3 ms	13.6 ms
		Avg. V _{OS}	5.6 mV	3.3 mV	3.0 mV
nA-Bias Generator		I _Q	3.2-3.7 nA	3.2-3.7 nA	3.3-3.8 nA
Net Energy Gain per Cycle			1.273 nJ	2.140 nJ	2.869 nJ
Power Gain at 30 Hz			38.19 nW	64.20 nW	86.07 nW

Figures




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9




Figure 10




Figure 11




Figure 12




Figure 13






Figure 14




(a)




(b)


Figure 15



(a)




(b)




(c)

Figure 16




(a)




(b)

Figure 17



(a)



(b)

Figure 18




Figure 19




Figure 20