### Dual-Source Hysteretic Switched-Inductor 0.18-µm CMOS Charger–Supply System

Suhwan Kim and Gabriel A. Rincón-Mora, Fellow, IET

Georgia Institute of Technology, Atlanta, GA 30332-0250 USA

E-mail: suhwankim@ti.com, rincon-mora@gatech.edu

*Abstract*: Although miniaturized fuel cells store more energy than lithium-ion batteries and super capacitors, they source less power, which means they cannot power as many functions. Their power-dense counterparts, however, cannot sustain life for long, which is why mixing technologies is appealing. Still, microsystems are tiny and react quickly, so their supply circuits must also be small and fast. For this reason, the dual-source hysteretic single-inductor 0.18-µm CMOS charger–supply system presented and discussed here draws constant power from an energy-dense source and supplementary power from a rechargeable power-dense battery. The prototyped system supplies and responds to 1–4-mA load dumps within one or two clock cycles with 73% peak efficiency and recharges the battery with excess power from the energy-dense source. When managed to draw supplementary power from a battery this way and loaded with a microsystem that idles at 10 µW and peaks to 4 mW, as in the case of typical wireless sensors, the combined weight of the sources required is 68% less than those of the state of the art.

*Index Terms*: Single switched inductor, hysteretic control, switching dc–dc converter, dual sources, multiple inputs, multiple outputs, and CMOS charger and supply.

#### I. MICROSYSTEMS

Wireless microsensors and other emerging microsystems require highly integrated and functionally dense solutions that operate for months or years at a time [1]–[2]. Since they idle and sense, collect, process, and transmit information, they draw a wide range of power levels

[3]–[4]. Unfortunately, energy-dense sources cannot supply high power and their power-dense counterparts cannot sustain power for long [5]. And no single technology is both energy and power dense [6]. This is why dual-source systems are normally smaller [7].

The dual-source hysteretic switched-inductor CMOS charger–supply system prototyped and presented here is fast, compact, and power efficient. Plus, it draws power from a power-dense source only when needed to fully leverage the operational life benefits of the energy-dense counterpart. To illustrate the limits and advantages of this technology, Sections II and III discuss miniaturized sources, mixed sources, and the state of the art in mixed-source supplies. Sections IV–VI then describe the prototyped system, its power losses, and its measured performance. Section VII ends by drawing relevant conclusions.

#### II. MIXED SOURCE

To sustain both low average power consistently and high transmission power sporadically in single-source systems, designers must oversize either an energy-dense source to supply more power or a power-dense device to store more energy. In these high peak-to-average power scenarios, sharing space between two complementary sources and sizing one for lifetime and the other for peak power requires less overall space [8]. In other words, drawing assistance from a power-dense source to supplement an energy-dense device is both more compact and longer lasting than either technology can be on its own.

A sensor can, for example, consume 4 mW for 1% of the time when transmitting data, 1.2 mW for another 1% when sensing, 1 mW for yet another 1% when processing, and 10  $\mu$ W for the remaining 97% of the time when idling [4]. For this, the 1-kWh/kg direct methanol fuel cell (DMFC) [9] that can supply the average 72  $\mu$ W needed to supply the system for one month is

lighter at 50 mg than the corresponding lithium-ion battery at 250 mg [10]. Notwithstanding, the DMFC that can supply 4 mW is heavier at 400 mg than the corresponding lithium ion at 20 mg. Fortunately, the 50-mg DMFC that can sustain the system for one month and the 20-mg lithium ion that can supply 4 mW together weigh less at 70 mg than the 400-mg DMFC and 250-mg battery required to sustain the system.

#### **III.** THE STATE OF THE ART IN MIXED-SOURCE SUPPLIES

Power-supply circuits should be energy efficient and compact to fully reap the volume savings gained from using mixed sources. They must also be flexible because the voltage and power levels that sources supply and loads demand are diverse and mismatched. Linear regulators are not ideal in this respect because they can supply loads efficiently only when their output voltages are slightly below their input voltages [11]. Similarly, switched capacitors are efficient only for a narrow range of input and output voltages [12]. Switched inductors, on the other hand, can draw and supply power efficiently across a wide range of input and output voltages [13]–[14].

The simplest way of managing several inputs and outputs efficiently is to allocate one switched inductor to each input–output pair. Several inductors, however, require substantial space. Although transformers can reduce volume by sharing one core, the core and windings still occupy considerable real estate [15]. Ultimately, the best way to save space is to share one inductor, and to time-multiplex that inductor between all inputs and outputs [14], which is what the single-inductor, multiple-output (SIMO) systems in [16]–[19] achieve.

With only one input, however, [16] and [18]–[19] must oversize one energy-dense source to supply peak power or one power-dense source to sustain loads for extended periods. Even with two sources, [17] suffers from similar tradeoffs because one of its sources is not always available,

so the remaining source must nonetheless supply all the power and energy needed. To avoid this sacrifice, the system should draw peak power from a power-dense source and average power from an energy-dense source. This functionality, however, is largely absent in the state of the art.

## **IV. PROPOSED DUAL-SOURCE HYSTERETIC CONVERTER**

The charger–supply system in Fig. 1a draws constant power  $P_{ED}$  from an energy-dense source  $v_{ED}$  and variable power  $P_{PD}$  from a power-dense rechargeable device  $v_{PD}$  to supply a load. When lightly loaded, the system recharges  $v_{PD}$  with excess  $v_{ED}$  power. For this, the network connects inductor  $L_O$  so it can energize from either  $v_{ED}$  or  $v_{PD}$  and drain into either the load at  $v_O$  or  $v_{PD}$ .  $L_O$  essentially transfers energy packets between  $v_{ED}$ ,  $v_{PD}$ , and  $v_O$  in discontinuous-conduction mode (DCM), draining  $L_O$  fully before re-energizing it again from the same or from another source. Because the power-supply system derives power from two sources to supply a load and recharge a battery, the system manages multiple inputs and multiple outputs.



Fig 1. (a) Dual-source hysteretic charger–supply system and (b) energy flow across the switchedinductor network.

# A. Energy Flow

<u>*Light-Load Mode*</u>: When energy-dense power  $P_{ED}$  exceeds load power  $P_{LD}$ , the system supplies  $P_{LD}$  to the output  $v_0$  from  $P_{ED}$  and excess  $P_{ED}$  power to the rechargeable power-dense source  $v_{PD}$ . In this mode,  $S_{ED}$  and  $S_E$  in Fig. 1 close to energize  $L_0$  from the energy-dense source  $v_{ED}$ . After a

fixed energizing time  $\tau_{EN}$ ,  $S_{ED}$  and  $S_E$  open and  $CP_O$  determines where to drain  $L_O$ . If  $v_O$  is below  $CP_O$ 's lower threshold,  $S_{DE}$  and  $S_O$  close to drain  $L_O$  into  $v_O$ ; otherwise,  $S_{DE}$  and  $S_{PCHG}$  close to deplete  $L_O$  into  $v_{PD}$ . In other words, the system in light-load mode draws power from one input source  $v_{ED}$  to service two outputs:  $v_O$  and  $v_{PD}$ .

<u>*Heavy-Load Mode*</u>: When energy-dense power  $P_{ED}$  is unable to sustain load power  $P_{LD}$ ,  $v_O$  falls below the lower threshold of the mode-control comparator  $CP_M$  in Fig. 1, which prompts the system to draw supplementary power from the power-dense source  $v_{PD}$ . In this mode, the system closes  $S_{PE}$  and  $S_O$  in Fig. 1 to energize  $L_O$  from  $v_{PD}$  directly into  $v_O$  in buck-mode fashion.  $S_{PE}$ then opens and  $S_{DE}$  closes to deplete  $L_O$  into  $v_O$ . If  $i_L$  reaches zero and  $v_O$  still needs power, the system opens  $S_{DE}$  and closes  $S_{PE}$  again to start another energizing event from  $v_{PD}$  to  $v_O$ . Since power-dense power  $P_{PD}$  exceeds load power  $P_{LD}$ ,  $v_O$  generally rises across this time.

If  $v_0$  is above the upper threshold of CP<sub>0</sub> when  $i_L$  reaches zero, CP<sub>0</sub> commands the system to open all switches. At the onset of the next clock cycle, the system again starts by extracting power from the energy-dense source  $v_{ED}$ .  $S_{ED}$  and  $S_E$  therefore close to energize  $L_0$  from  $v_{ED}$  and  $S_{DE}$  and  $S_0$  close afterwards to drain  $L_0$  into  $v_0$ . But since  $v_{ED}$ 's power  $P_{ED}$  is not high enough to sustain  $P_{LD}$ ,  $v_0$  falls when it receives  $P_{ED}$  from  $L_0$ . So when  $v_0$  falls below CP<sub>0</sub>'s lower threshold, the system again draws  $P_{PD}$  from  $v_{PD}$  to raise  $v_0$  back to CP<sub>0</sub>'s upper threshold. As a result, the system in heavy-load mode extracts power from two sources  $v_{ED}$  and  $v_{PD}$  to supply one output  $v_0$ .

#### B. Switching Sequences

The energy- and power-dense sequences of the system refer to the switching events that allow the system to derive power from the energy- and power-dense sources  $v_{ED}$  and  $v_{PD}$ . So, since the network only derives power from  $v_{ED}$  when lightly loaded, the switches never shift out of the energy-dense sequence. When heavily loaded, though, the system alternates between the two sequences to supplement  $v_{ED}$ 's power  $P_{ED}$  with  $v_{PD}$ 's power  $P_{PD}$ .

<u>Energy-Dense Sequence</u>: The rising edge of an internal 40-kHz clock  $f_{CLK}$  in Fig. 2 starts every switching cycle in Fig. 3a by drawing and delivering one energy packet  $E_{ED}$  from  $v_{ED}$  to  $v_O$ . For this, switches  $S_{ED}$  and  $S_E$  close at 0 µs to energize  $L_O$  from  $v_{ED}$  across a fixed 1.5-µs energizing time  $\tau_{EN}$  and peak  $L_O$ 's current to  $i_{L(PK),ED}$ .  $S_{ED}$  and  $S_E$  then open, and if  $v_O$  is below CP<sub>O</sub>'s upper threshold,  $S_{DE}$  and  $S_O$  close to drain  $L_O$  into  $v_O$  at 1.5 µs. This continues until comparator CP<sub>IOZ</sub> senses when the voltage across  $S_O$  nears zero, which corresponds to  $L_O$ 's current  $i_L$  reaching zero. All switches open at that point until the onset of  $f_{CLK}$ 's next switching cycle.



Fig. 2. Detailed system.



(b)

Fig. 3. Simulated waveforms in (a) light-load and (b) heavy-load modes.

If on the other hand  $v_0$  is above CP<sub>0</sub>'s upper threshold after L<sub>0</sub>'s  $\tau_{EN}$ , S<sub>DE</sub> and S<sub>PCHG</sub> close to charge  $v_{PD}$  with L<sub>0</sub>'s energy. This is why  $v_0$  rises past 1.5 µs and continues to fall after 26.5 µs in Fig. 3a, because L<sub>0</sub> drains into  $v_0$  at 1.5 µs and into  $v_{PD}$  at 26.5 µs. Here again, another comparator CP<sub>IPZ</sub> senses when the voltage across S<sub>PCHG</sub> nears zero to open-circuit L<sub>0</sub>. To save energy, both CP<sub>IOZ</sub> and CP<sub>IPZ</sub> operate only when needed, after L<sub>0</sub>'s  $\tau_{EN}$  until CP<sub>IOZ</sub> or CP<sub>IPZ</sub> trips to open S<sub>DE</sub>. In other words,  $\tau_{EN}$ 's falling edge enables CP<sub>IOZ</sub> (or CP<sub>IPZ</sub>) and CP<sub>IOZ</sub>'s (or CP<sub>IPZ</sub>'s) output disables CP<sub>IOZ</sub> (or CP<sub>IPZ</sub>). Irrespective of which output receives L<sub>0</sub>'s energy, L<sub>0</sub>'s  $\tau_{EN}$  and  $f_{CLK}$  set  $v_{ED}$ 's average current I<sub>ED</sub>, which across 1.5 µs and with 40 kHz is 1.5 mA.

*Power-Dense Sequence*: The system only resorts to the power-dense sequence in the heavy-load mode, when energy-dense power  $P_{ED}$  is insufficient to sustain load power  $P_{LD}$ . When this happens, the energy packet  $E_{ED}$  that  $L_0$  draws from  $v_{ED}$  at 0 µs in Fig. 3b and delivers to  $v_0$  at 1.5 µs does not raise  $v_0$  above CP<sub>0</sub>'s upper threshold. This commands the network to energize  $L_0$  from  $v_{PD}$  immediately after  $L_0$  drains  $E_{ED}$  into  $v_0$  at 3.5 µs. Therefore, with S<sub>0</sub> already engaged at the end of the energy-dense sequence, S<sub>PE</sub> closes to energize  $L_0$  from  $v_{PD}$  to  $v_0$  in buck-mode fashion until  $v_0$  rises above CP<sub>0</sub>'s upper threshold at 5.3 µs to trip CP<sub>0</sub>. Afterwards, S<sub>PE</sub> opens and S<sub>DE</sub> closes to deplete  $L_0$  into  $v_0$  until CP<sub>10Z</sub> again senses that  $L_0$ 's current nears zero. This way,  $L_0$  delivers the first power-dense energy packet  $E_{PD1}$  to  $v_0$ .

If  $v_0$  again drops below CP<sub>0</sub>'s lower threshold before  $f_{CLK}$  rises again, as Fig. 3b shows at 6.8 µs,  $L_0$  energizes from  $v_{PD}$  another time and delivers a second power-dense packet  $E_{PD2}$  to  $v_0$ . As with every sequence, the system waits for  $L_0$ 's current  $i_L$  to be zero before re-energizing  $L_0$ , so  $L_0$  still operates in DCM. This way, the system delivers consecutive energy packets to  $v_0$  until the packets satisfy the load. Once satisfied,  $v_0$  does not droop below CP<sub>0</sub>'s lower threshold and, as a result, all switches open and the system idles between 9.0 and 25 µs in Fig. 3b.

If  $v_0$  drops below CP<sub>0</sub>'s lower threshold while the system idles, before the onset of the next switching cycle, the system sends additional power-dense pockets until it again satisfies the load. The system then idles again until  $f_{CLK}$  rises to start another switching sequence. If the system cannot satisfy the load,  $f_{CLK}$  keeps the system from initiating additional power-dense packets when  $f_{CLK}$  starts another switching cycle. If this happens, the system is sourcing as much power as it can.

### C. Feedback Control

Every clock cycle prompts  $L_0$  to draw an energy packet  $E_{ED}$  from  $v_{ED}$ . CP<sub>0</sub> determines where to drain  $L_0$  (to  $v_0$  if below CP<sub>0</sub>'s lower threshold or to  $v_{PD}$  otherwise) and whether or not  $L_0$  should draw supplementary power from  $v_{PD}$  (if  $v_0$  remains low after  $v_{ED}$ 's  $E_{ED}$ ). Comparator CP<sub>M</sub> determines which mode to engage: supply  $v_0$  with power from both  $v_{ED}$  and  $v_{PD}$  if  $v_0$  falls below CP<sub>M</sub>'s lower threshold or supply  $v_0$  and recharge  $v_{PD}$  with power from  $v_{ED}$  otherwise. Therefore, when  $v_0$  falls below both lower thresholds,  $L_0$  draws energy from  $v_{ED}$  and  $v_{PD}$  to supply  $v_0$ . When  $v_0$  rises above CP<sub>0</sub>'s upper threshold,  $L_0$  stops drawing additional energy packets from  $v_{PD}$ , and when above CP<sub>M</sub>'s upper threshold,  $L_0$  recharges  $v_{PD}$  with part or all of  $v_{ED}$ 's  $E_{ED}$ . In other words, the system adjusts  $L_0$ 's connectivity to regulate  $v_0$  about CP<sub>0</sub>'s and CP<sub>M</sub>'s reference  $V_{REF}$ .

<u>Stability</u>: Transfer inductor  $L_0$  and output capacitor  $C_0$  in dc–dc converters introduce two poles  $p_L$  and  $p_C$  to the feedback loop that regulates  $v_0$ , and if  $L_0$  disconnects from  $v_0$  at any time, also a right-half-plane zero  $z_{RHP}$ . Here, however, energizing and draining  $L_0$  from and to 0 A in DCM ensures the average voltage across  $L_0$  is zero across  $L_0$ 's conduction time, so  $L_0$ 's  $p_L$  disappears

[20]. Plus, fully draining  $L_0$  into  $v_0$  keeps feed-forward signals from inverting  $v_0$ , so  $z_{RHP}$  also disappears [20]. And because  $R_{ESR}$  limits how much current  $C_0$  can shunt,  $R_{ESR}$  eventually cancels the effects of  $p_C$ , which means  $R_{ESR}$  introduces a left-half-plane zero  $z_{LHP}$ . This system is therefore widely stable, because the power stage includes no other low-frequency poles than  $p_C$  and  $z_{LHP}$  recovers phase.

In this case,  $L_O$  supplies energy-dense packets  $E_{ED}$  from  $v_{ED}$  and supplementary powerdense packets  $E_{PD}$  from  $v_{PD}$  to  $v_O$  when heavily loaded. Because  $L_O$  draws the same energy  $E_{ED}$ from  $v_{ED}$  every switching cycle  $T_{SW}$ ,  $v_{ED}$  supplies a fixed amount of charge across  $T_{SW}$ . This means,  $v_{ED}$  supplies a "constant" current to  $v_O$ , so neither  $v_{ED}$  nor its energy packets  $E_{ED}$  affect the feedback dynamics of the system.

In heavy-load mode, the system regulates  $v_O$  by adjusting the number of  $E_{PD}$  energy packets that  $L_O$  draws from  $v_{PD}$ . Several  $E_{PD}$ 's across  $T_{SW}$  amount to a variable current source  $i_1$  whose peak  $i_{l(pk)}$  CP<sub>O</sub> controls. If the voltage across  $R_{ESR}$  overwhelms that of  $C_O$ ,  $v_O$  rises with  $L_O$ 's  $i_1$ after each  $E_{PD}$  until  $i_1$  satisfies the current that produced  $\Delta v_O$  in the first place in  $\Delta v_O/R_{ESR}$ , so  $i_1$ rises until it peaks at  $v_O/R_{ESR}$  or  $i_{l(pk)}$  in peak current-mode fashion [21].

In light-load mode,  $CP_O$  determines which output should receive  $v_{ED}$ 's energy packet  $E_{ED}$ . As such,  $L_O$  delivers  $E_{ED}$  to  $v_O$  whenever  $v_O$  falls below  $CP_O$ 's lower threshold and to  $v_{PD}$  otherwise. In delivering one  $E_{ED}$  across  $T_{SW}$ ,  $L_O$  supplies constant current. In other words,  $L_O$  is a current source that  $CP_O$  directs into either  $v_O$  or  $v_{PD}$ . This means, like before, that  $C_O$  establishes the dominant low-frequency pole of the system and its  $R_{ESR}$  introduces a phase-saving zero. Note  $v_{PD}$  is an unregulated low-impedance output that absorbs excess  $v_{ED}$  power.

# D. Duty-Cycled Operation

Luckily, not all system components must operate continuously across  $T_{SW}$ . Comparators  $CP_{IOZ}$  and  $CP_{IPZ}$ , for example, need to sense  $i_L$  only while  $L_O$  de-energizes through  $S_O$  to  $v_O$  or  $S_{PCHG}$  to  $v_{PD}$ . Therefore, the system enables  $CP_{IOZ}$  or  $CP_{IPZ}$  at the end of the energizing period  $\tau_{EN}$  and disables whichever is on after  $CP_{IOZ}$  or  $CP_{IPZ}$  in Fig. 2 trips. This way, the system reduces the energy that  $CP_{IOZ}$  and  $CP_{IPZ}$  consume by 90%. Unfortunately, because load dumps are unpredictable, the system cannot similarly duty-cycle  $CP_O$ .

## E. Feedback Hysteretic Comparators CP<sub>0</sub> and CP<sub>M</sub>

Fig. 4 shows the push–pull topology that implements output and mode comparators  $CP_0$  and  $CP_M$ . Load mirrors  $M_{M1}$ – $M_{M2}$  and  $M_{M3}$ – $M_{M4}$  implement a positive feedback loop that establishes 20 mV of hysteresis for  $CP_0$  and 50 mV for  $CP_M$ . Mirror currents then fold and meet at  $v_{01}$  to drive inverter  $M_{11}$ – $M_{12}$  and output  $CP_0$ 's  $v_{CP,0}$  and  $CP_M$ 's  $v_{CP,M}$  from Fig. 2.



Fig. 4. Feedback comparators CP<sub>O</sub> (and CP<sub>M</sub>) biased with 300 nA (and 100 nA).

### F. Clock and Pulse Generators

Once enabled by  $v_{EN,CLK}$ , the clock and pulse generators in Fig. 5 start and set  $L_0$ 's energizing time  $\tau_{EN}$  in Fig. 2. For this, bias currents  $I_{BR}$  and  $I_{BF}$  in Fig. 5a charge and discharge capacitor  $C_{CLK}$ . So when comparator  $CP_{CLK}$  closes  $M_{P1}$ ,  $I_{BR}$  charges  $C_{CLK}$  until  $C_{CLK}$ 's voltage  $v_C$  crosses

 $CP_{CLK}$ 's upper threshold, at which point  $CP_{CLK}$  trips to open  $M_{P1}$  and close  $M_{N1}$ . With  $M_{N1}$  closed,  $I_{BF}$  discharges  $C_{CLK}$  until  $v_C$  crosses  $CP_{CLK}$ 's lower threshold, which prompts  $CP_{CLK}$  to open  $M_{N1}$  and close  $M_{P2}$ , and as a result, start another sequence.  $v_C$  therefore ramps up and down and  $CP_{CLK}$ 's output  $v_{CLK}$  alternates states at 40 kHz.

With every rising transition in  $v_{CLK}$ ,  $M_{P2}$  in Fig. 5b closes to steer  $I_{B.ED}$  into capacitor  $C_{PL}$ .  $C_{PL}$ 's voltage  $v_{PL}$  therefore rises until the inverter  $v_{PL}$  drives trips and prompts the SR latch to open  $M_{P2}$  and close  $M_{N2}$ , the result of which is to pull  $v_{PL}$  quickly to ground.  $v_{PL}$  then remains low until  $v_{CLK}$  rises to open  $M_{N2}$  and again close  $M_{P2}$ . In other words,  $v_{PL}$  slews up and  $v_{EN}$  pulses across a short fraction of  $v_{CLK}$ 's period  $t_{CLK}$ . Since  $I_{B.EX}$  sinks some of  $I_{B.ED}$ , adjusting  $I_{B.EX}$ programs  $v_{EN}$ 's pulse width  $\tau_{EN}$ .



Fig. 5. (a) Clock and (b) pulse generators.

## V. POWER LOSSES

The system consumes conduction, gate-drive, and quiescent power. Power switches in the conduction path dissipate 310  $\mu$ W of Ohmic conduction power when supplying 2 mA to the load. Of those, as Table I shows, output switch S<sub>0</sub> consumes 280  $\mu$ W. Parasitic gate capacitances also require 16  $\mu$ W and bias and comparators in the system another 16.1  $\mu$ W. Considering S<sub>0</sub> loses more than 50% of all the 517  $\mu$ W lost, increasing S<sub>0</sub>'s width–length ratio by 5× would have saved about 200  $\mu$ W at the expense of increased silicon area.

Category	Block	Power Losses		
Conduction	Power Switches	310 μW (280 μW in S <sub>0</sub> )		
	$L_0$ 's $R_{L.ESR}$ : 4 $\Omega$	170 μW		
	$C_0$ 's $R_{ESR}$ : 0.1 $\Omega$	2.9 μW		
Gate Drive	Power Switches	16 μW		
	Logic Gates	1.4 µW		
Quiescent Losses	Reference/Bias	6.1 μW		
	Clock/Delay Gen.	3.8 µW		
	CP <sub>IOZ</sub> and CP <sub>IPZ</sub>	7.0 μW		
	CP <sub>O</sub> and CP <sub>M</sub>	3.0 µW		
Total Losses		517 µW when I <sub>LD</sub> is 2 mA		

Table I. Simulated Power Losses

### **VI. MEASURED RESULTS**

The  $840 \times 840 - \mu m^2 0.18 - \mu m$  CMOS die photographed in Fig. 6a and two-layer board in Fig. 6b implement the system proposed in Figs. 1–2. An  $11 \times 11 \times 5 - mm^3 600 - mAh$  zinc-air cell that generates about 470 Wh's per 1 kg from ambient air together with a  $2 \times 1 \times 1 - mm^3 1 - \mu F$  tantalum capacitor comprise the energy-dense source and an  $8 \times 8 \times 12 - mm^3 1 - F$  super capacitor charged to 1.8 V the power-dense counterpart. Here, for testability, the zinc-air cell emulates a DMFC and the super capacitor a thin-film lithium ion. The power stage uses a  $6 \times 6 \times 2 - mm^3 50 - \mu H$  inductor

with 4  $\Omega$  of equivalent series resistance (ESR) to supply power and a 7×4×1-mm<sup>3</sup> 1- $\mu$ F capacitor with 0.1  $\Omega$  of ESR to suppress ripples in the output v<sub>0</sub>. The clock frequency of the system is 40 kHz.



Fig. 6. Prototyped (a) 0.18-µm CMOS die and (b) printed circuit board.

# A. Regulation Performance

When the load pulls 2 mW, the converter is in the heavy-load mode and delivers about 1.5 mW from the energy-dense source with one energy packet  $E_{ED}$ , as Fig. 7a shows, and 0.5 mW from the power-dense source with two energy packets  $E_{PD1}$  and  $E_{PD2}$ . L<sub>0</sub>'s inductor current peaks at different points when delivering  $E_{PD1}$  and  $E_{PD2}$  because v<sub>0</sub>'s steady-state point rises with  $E_{PD}$ 's and  $CP_{IOZ}$ 's input-referred offset keeps L<sub>0</sub> from fully de-energizing before the subsequent cycle. As a result,  $E_{PD1}$  differs slightly from  $E_{PD2}$ . Still, v<sub>0</sub> ripples 20 mV about CP<sub>0</sub>'s V<sub>REF</sub>, which is 0.80 V. In addition, when lightly loaded, as Fig. 7b depicts, the system delivers ten of eleven packets of energy to the rechargeable power-dense battery and v<sub>0</sub> ripples roughly 5 mV about 0.823 V.



Fig. 7. Measured current and voltage waveforms in (a) heavy-load and (b) light-load modes.

The output includes perceptible noise with respect to its ripple mainly because the hysteretic window is small at 20 mV. With such tight hysteresis, noise in the board easily couples into the output, which can not only trigger inadvertent transitions but also affect other components in the

system like the reference and bias generator. With over 30 mA of peak current,  $C_0$ 's  $R_{ESR}$  of 0.1  $\Omega$  and board resistances also contribute over 3 mV of noise into the 20-mV window.

In response to the rising and falling 1–4-mA load dumps of Fig. 8,  $v_0$  shifts 12 mV or 1.5% between 0.803 and 0.815 V. Under hysteretic control, the converter responds within one clock cycle and adjusts the number of energy packets it delivers from  $v_{PD}$  automatically according to the load. The steady-state shift in  $v_0$  is load regulation, which is the result of finite gain across the feedback loop.



(b)

Fig. 8. (a) Measured responses to 1–4-mA and (b) 4–1-mA load dumps.

### *B. Power-Conversion Efficiency*

Power-conversion efficiency  $\eta_C$  is how much input power  $P_{IN}$  from  $v_{ED}$  and  $v_{PD}$  reaches  $v_O$  as  $P_O$ :

$$\eta_{\rm C} = \frac{P_{\rm o}}{P_{\rm IN}} = \frac{P_{\rm o}}{P_{\rm ED} + P_{\rm PD}} , \qquad (1)$$

where  $P_{ED}$  and  $P_{PD}$  refer to the power that  $v_{ED}$  and  $v_{PD}$  supply. In this case,  $\eta_C$  peaks to 73% when supplying 1 mA to the load, as Fig. 9 demonstrates. Overall,  $\eta_C$  remains above 65% across the 0.5–8-mA load range.  $\eta_C$  does not rise above 73% because, as Table I shows, output switch S<sub>0</sub> and L<sub>0</sub>'s R<sub>L,ESR</sub> consume substantial power. In fact, at the expense of silicon area, increasing S<sub>0</sub>'s width–length ratio would raise  $\eta_C$ . Similarly, reducing R<sub>L,ESR</sub> would also raise  $\eta_C$ , but at the expense of volume because L<sub>0</sub> would have to be physically larger. In other words, larger systems outperform their miniaturized counterparts.



Fig. 9. Power-conversion efficiency across load current.

Generally, measurements were roughly 5% to 8% lower than simulations predicted. This discrepancy is the result of several factors. For one, basic CMOS models do not emulate well the

parasitic series resistances and substrate currents that power transistors typically incorporate. Secondly, the printed circuit board introduces parasitic series resistances to ground, the output, and both input sources that, again, simulations do not account well. In this respect, a multi-layer board can expand the supply and ground planes and reduce their resistive effects.

	[16] JSSC '09	[17] ISSCC '13	[18] TCAS II '12	[19] TCAS II '09	[22] ISSCC '14	This work
Topology	SIMO Buck–Boost	SIDITO Buck–Boost	SIMO Boost	MO Buck–Boost	SIDIDO Buck–Boost	SIDIDO Buck–Boost
Efficiency at 0.1 mW	80%	83%	60%	80%	70%	72%
Peak Efficiency	93%	83%	81%	83%	83%	73%
Output Voltage	1.25	1, 1.8, 3	2.5, 3.0	2~12	0.8	0.8
Load Dump	25 mV	-	50 mV	20 mV	40 mV	30 mV
Output Capacitor	33 µF	-	10 µF	10 µF	1 µF	1 µF
Load Range	0 – 125 mW	0 – 10 mW	0 – 150 mW	0-450  mW	$0-8 \ mW$	0-8  mW
Inductor	10 µH	-	1 µH	4.7 µH x 2	50 µH	50 µH
Process Technology	0.25 μm	0.18 µm	0.5 μm	0.5 μm	0.18 µm	0.18 µm
Source required to sustain the 0.01–4- mW load in Sec. I	430-mg DMFC Or 320-mg Li Ion	480-mg DMFC Or 310-mg Li Ion	490-mg DMFC Or 430-mg Li Ion	480-mg DMFC Or 330-mg Li Ion	74.5-mg DMFC + 24.1-mg Li Ion Tot.: 98.6 mg	73-mg DMFC + 27-mg Li Ion Tot.: 100 mg
Response Time	< 10 clock cycles*	N/A (Open- loop)	< 12.5 clock cycles	< 10 clock cycles*	< 8 clock cycles	< 2 clock cycles
Switching Frequency	660 kHz	10/20 kHz	500 kHz	1 MHz	40 kHz	40 kHz

Table II. Performance Summary and Comparison against the State of the Art

# C. Performance Comparison

Table II summarizes the performance of the prototyped single-inductor multiple-input multipleoutput (SIMIMO) charger–supply and those of similar, though not exactly alike state-of-the-art systems. The driving advantage of the prototyped system over the state of the art is the feedback intelligence with which it determines when to derive power from a power-dense source and when to steer excess energy from an energy-dense source into the rechargeable power-dense battery. The ultimate benefit here is the space savings that results when supplying a system whose peak power is substantially above its average, which is typical in wireless microsensors. In the case of the load described in Section I, for example, the system mostly idles at 10  $\mu$ W and peaks to 4 mW to dissipate 72  $\mu$ W on average. For this, first consider that the weight W<sub>FC</sub> of DMFC required to supply the power P<sub>IN(PK)</sub> that a converter with a power-conversion efficiency  $\eta_{C(PK)}$  demands when delivering peak output power P<sub>O(PK)</sub> depends on the DMFC's power density PD<sub>FC</sub>:

$$W_{FC} = \frac{P_{IN(PK)}}{PD_{FC}} = \frac{P_{O(PK)}}{\eta_{C(PK)}PD_{FC}}.$$
 (2)

Similarly, the energy density  $ED_{LI}$  of a lithium ion determines the weight  $W_{LI}$  of the battery required to sustain the power  $P_{IN(AVG)}$  that a converter with a power-conversion efficiency  $\eta_{C(AVG)}$  demands when outputting average output power  $P_{O(AVG)}$  for one month is

$$W_{LI} = \frac{P_{IN(AVG)}t_{1-MONTH}}{ED_{LI}} = \frac{P_{O(AVG)}t_{1-MONTH}}{\eta_{C(AVG)}ED_{LI}}.$$
 (3)

So to sustain the aforementioned load, the SIMO buck–boost converter in [16] requires a 430-mg DMFC to supply the 4-mW peak load or a 320-mg lithium ion to sustain 72  $\mu$ W for one month. [17]–[19] must similarly oversize the DMFC to 480–490 mg to supply the 4-mW peak or the lithium ion to 310–430 mg to sustain 72  $\mu$ W for one month. Since the system presented here draws average power from the energy-dense source and burst power from the power-dense counterpart, W<sub>FC</sub> depends on P<sub>O(AVG)</sub> and W<sub>LI</sub> on P<sub>O(PK)</sub>:

$$W_{FC} = \frac{P_{IN(AVG)}t_{1-MONTH}}{ED_{FC}} = \frac{P_{O(AVG)}t_{1-MONTH}}{\eta_{C(AVG)}ED_{FC}},$$
(4)

$$W_{LI} = \frac{P_{IN(PK)}}{PD_{LI}} = \frac{P_{O(PK)}}{\eta_{C(PK)}PD_{LI}},$$
(5)

$$W_{TOT} = W_{FC} + W_{LI}.$$
 (6)

and

As a result, the prototyped converter requires a 27-mg lithium ion to supply 4-mW peaks and a 73-mg DMFC to sustain 72  $\mu$ W for one month. When combined, the proposed technology requires 100 mg, which is 68% less weight than what the lightest state-of-the-art counterpart requires.

Although largely unexplained in such a short format, [22] incorporates similar dual-source intelligence to this work, except [22] only draws one energy packet per sequence from the power-dense source and controls it via pulse-width modulation (PWM). With only one packet, switching losses are lower than in this work and high-load efficiency is therefore higher. This is why [22]'s weight is slightly lower at 98.6 mg than this work's 100 mg. Where this technology shines over [22] is in speed, because the nested hysteretic loops that feedback comparators  $CP_0$  and  $CP_M$  comprise react to load dumps as soon as they detect changes in  $v_0$ . As a result, the system responds within one or two clock cycles, as opposed to the more than eight clock cycles that PWM and other schemes require [23]. In other words, this system suffers considerably less load-dump variations than competing converters. And the system remains in regulation without the aid of off-chip compensation components as long as the voltage across the equivalent series resistance (ESR) of the output capacitor  $C_0$  overwhelms that of  $C_0$  [21]. This means, this solution can be fast and compact, both of which are critical in micro-scale applications whose loads vary vastly across time.

## VII. Conclusions

The hysteretic dual-source single-inductor 0.18-µm CMOS switching charger–supply fabricated and presented here supplies 0.5–8 mA and regulates the output to 0.8 V within 1.5% with peak and average efficiencies of 73% and 70%. When heavily loaded, the system draws constant power from an energy-dense source and supplementary peak power from a rechargeable power-

dense battery. Otherwise, when lightly loaded, the system recharges the battery with excess power from the energy-dense source. This way, when loaded with a microsystem that idles at 10  $\mu$ W and peaks to 4 mW, the system requires sources that weigh 68% less than those of the state of the art. The dual-source system also responds to load dumps within one switching cycle by redirecting power from the energy-dense source and adjusting the number of energy packets the power-dense battery delivers. The charger–supply is fast and widely stable without off-chip compensation components because the voltage across C<sub>0</sub>'s equivalent series resistance (ESR) dominates over that of C<sub>0</sub>. While higher ESRs reduce efficiency and raise noise, responding quickly to load dumps is imperative in miniaturized applications. Microsensors, to cite a driving example, which cannot accommodate large capacitors and inductors, suffer from vast load dumps when they wake and transmit data wirelessly. In these cases, response time and overall size are paramount.

#### ACKNOWLEDGMENT

The authors thank Paul Emerson, Dr. Pooya Forghani, and Texas Instruments for their support and for fabricating and packaging the prototyped IC.

## References

- Y. Neuvo, "Cellular phones as embedded systems," *ISSCC Dig. Tech. Papers*, San Francisco, USA, Feb. 2004, pp. 32–37.
- [2] T. Arampatzis, J. Lygeros, and S. Manesis, "A survey of applications of wireless sensors and wireless sensor networks," *Proc. 13th Mediterranean Conference on Control and Automation*, Limassol, Cyprus, 2005, pp. 719–724.

- [3] E. Falkenstein, *et al.*, "Far-field RF-powered variable duty cycle wireless sensor platform," *IEEE Trans. Circuits Syst. II*, 2011, 12, (58), pp. 822–826.
- [4] M.N. Halgamuge, M. Zukerman, and K. Ramamohanarao, "An estimation of sensor energy consumption," *Progress In Electromagnetics Research B*, 2009, 12, pp. 259–295.
- [5] T. Christen and M.W. Carlen, "Theory of Ragone plots," *Journal of Power Sources*, 2000, 12, (91), no. 2, pp. 210–216.
- [6] T. Christen and C. Ohler, "Optimizing energy storage devices using Ragone plots," *Journal of Power Sources*, 2002, 7, (110), no. 1, pp. 107–116.
- [7] W. Mustain, S. Prakash, H. Kim, P. Kohl, and G.A. Rincón-Mora, "Micro DMFC-Li Ion Hybrid Power Source for Low Power Applications," *212th Meeting of the Electrochemical Society*, Washington, DC, Oct. 2007.
- [8] M. Chen, J.P. Vogt, and G.A. Rincón-Mora, "Design Methodology of a Hybrid Micro-Scale Fuel Cell-Thin-Film Lithium Ion Source," *IEEE International Midwest Symposium on Circuits and Systems*, Montreal, Canada, Aug. 2007, pp. 674–677.
- [9] EG&G Technical Services, Inc., Science Applications International Corporation, *Fuel Cell Handbook (Sixth Edition)*. Morgantown, VA, Nov. 2002.
- [10] D. Linden and T.B. Reddy, *Handbook of Batteries*, 3<sup>rd</sup> ed., New York, NY: McGraw-Hill, 2002.
- [11] G.A. Rincón-Mora and P.E. Allen, "A low-voltage, low quiescent current, low drop-out regulator," *IEEE J. Solid-State Circuits*, 1998, 1, (33), pp. 36–44.
- [12] M.D. Seeman, et. al., "A comparative analysis of switched-capacitor and inductor-based DC-DC conversion technologies," 12th IEEE Workshop on Control and Modeling for Power Electronics, June 2010, pp. 1–7.

- [13] R.W. Erickson and D. Maksimovic, *Fundamentals of Power Electronics*. Norwell, MA: Kluwer, 2001.
- [14] D. Ma, W. Ki, C. Tsui, and P.K.T. Mok, "Single-inductor multiple-output switching converters with time-multiplexing control in discontinuous conduction mode," *IEEE J. Solid-State Circuits*, 2003, 1, (38), pp. 89–100.
- [15] H. Matsuo, K. Kobayashi, Y. Sekine, M. Asano, and L. Wenzhog, "Novel solar cell power supply system using the multiple-input dc-dc converter," in *Proc. 20th Int. Telecommunications Energy Conf.*, 1998, pp. 797–802.
- [16] M.H. Huang and K.H. Chen, "Single-Inductor Multi-Output (SIMO) DC-DC Converters with High Light-Load Efficiency and Minimized Cross-Regulation for Portable Devices," *IEEE J. Solid-State Circuits*, 2009, 4, (44), pp. 1099–1111.
- [17] K.W.R. Chew, Z. Sun, H. Tang, and L. Siek, "A 400nW Single-Inductor Dual-Input-Tri-Output DC-DC Buck-Boost Converter with Maximum Power Point Tracking for Indoor Photovoltaic Energy Harvesting," *ISSCC Dig. Tech. Papers*, San Francisco, USA, Feb. 2013, pp.68–69.
- [18] Y.J. Moon, Y.S. Roh, J.C. Gong, and C. Yoo, "Load-Independent current control technique of a single-inductor multiple-output switching dc-dc converter," *IEEE Trans. Circuits Syst. II*, 2012, 1, (59), pp. 50–54.
- [19] K.S. Seol, Y.J. Woo, G.H. Cho, G.H. Gho, and J.W. Lee, "A Synchronous Multioutput Step-Up/Down DC-DC Converter With Return Current Control," *IEEE Trans. Circuits Syst. II*, 2009, 3, (56), pp. 210–214.

- [20] S. Kim, G.A. Rincón-Mora, and D. Kwon, "Extracting the frequency response of switching DC-DC converters in CCM and DCM from time-domain simulations," *IEEE International Systems-on-Chip Design Conference*, Jeju, Korea, Nov. 2011, pp. 385–388.
- [21] S. Zhou and G.A. Rincón-Mora, "A high efficiency, soft switching DC-DC converter with adaptive current-ripple control for portable applications," *IEEE Trans. Circuits Syst. II*, 2006, 4, (53), pp. 319–323.
- [22] S. Kim and G.A. Rincón-Mora, "Dual-source Single-inductor 0.18-μm CMOS Charger-Supply with Nested Hysteretic and Adaptive On-time PWM Control," *ISSCC Dig. Tech. Papers*, San Francisco, USA, Feb. 2014, pp. 400–401.
- [23] J. Roh, "High-performance error amplifier for fast transient DC-DC converters," *IEEE Trans. Circuits Syst. II*, 2005, 9, (52), pp. 591–595.