

# Stability Analysis & Design of Hysteretic Current-mode Switched-inductor Buck DC–DC Converters

Carlos J. Solis, *Graduate Student Member, IEEE*, and Gabriel A. Rincón-Mora, *Fellow, IEEE*

Georgia Institute of Technology, Atlanta, Georgia 30332 U.S.A.

E-mail: csolis3@gatech.edu and Rincon-Mora@gatech.edu

**Abstract**—Battery-supplied systems demand fast, power efficient, and compact power supplies. Although linear regulators are quick and small, tiny batteries cannot sustain their losses for long. Pulse-width-modulated (PWM) switchers are considerably more efficient, but also slower. Luckily, hysteretic converters can respond within one switching cycle. Stabilizing the system for maximum speed with a hysteretic inductor-current loop, however, which is not linear, is not straightforward. This paper shows how load dumps delay the response of the hysteretic oscillator that the current loop implements. Knowing the worse-case dump and the delay it causes reveals the lowest output capacitance that maintains stable operation at maximum speed. The converter designed here can therefore recover, as predicted, from 100-mA load dumps in 2  $\mu$ s with 10  $\mu$ F and 45° of phase margin.

**Index Terms**—Hysteretic current-mode control, design, analysis, dc–dc switching converter, stability, high bandwidth

## I. SWITCHED-INDUCTOR CONVERTERS

Cellular phones, tablets, and other portable electronics today include on-demand functions like data conversion, telemetry, and others that require fast-responding and power-efficient supplies. Low-dropout (LDO) regulators are fast and compact, but not as efficient as their switched-inductor counterparts. Pulse-width-modulated (PWM) supplies are therefore popular, except they require several clock cycles to respond to load dumps. Luckily, hysteretic loops respond when their controlled variables surpass their window limits, so they react within one switching cycle [1].

Unfortunately, understanding the nonlinear feedback dynamics of hysteretic converters is arduous. Phase-plot portraits [2], sliding-mode theory [3]–[5], state-space averaging [6]–[7], and circuit averaging [8]–[12] help, but the equations they generate are often abstract and difficult to relate to circuit operation, to inductor-current and output-voltage ripples, response time, and others. This is why engineers ultimately over-size inductors or capacitors, and in so doing, counter their own miniaturization efforts.

This paper analyses hysteretic current-mode buck dc–dc converters from the perspective of a circuit-design engineer. In this light, as Section II explains, the hysteretic current loop implements an oscillator, whose closed-loop gain and delay Section III describes and quantifies. Section IV later discusses how the oscillator block affects the feedback dynamics of the voltage loop. Section V then verifies the analysis and design strategy for maximum speed and Section VI draws relevant conclusions.

## II. DESIGN STRATEGY

With enough equivalent series resistance (ESR) in the output capacitor, hysteretic buck converters can be simple and widely stable. This is because ESRs save some of the phase inductors and capacitors lose with the poles they establish. Unfortunately, state-of-the-art systems cannot afford to accommodate the voltage these ESRs produce when responding to sudden load dumps. So, with little to no ESR, engineers resort to removing the influence of inductors in other ways.

Current-mode control turns the inductor  $L_O$  into a current source by "regulating"  $L_O$ 's current  $i_L$  [13]. In the hysteretic case, however, which Fig. 1 illustrates, a relaxation oscillator keeps  $L_O$ 's  $i_L$  rippling about  $i_L$ 's average  $i_{L(AVG)}$  between the hysteretic limits that  $CP_{OSC}$  and  $R_S$  set. This way,  $L_O$ 's ripple  $\Delta i_L$  is constant and the oscillator is a transconductor block inside the voltage loop that outputs  $i_{L(AVG)}$  according to  $v_{O,EA}$ .




Fig. 1. Hysteretic current-mode switched-inductor buck de–dc converter.

So, as with any regulator, the design of a hysteretic current-mode buck converter starts with load requirements. Response time, for example, determines system bandwidth  $f_{0dB}$ , which together with loop gain  $A_{LG}$ , as another section will show, sets output capacitance  $C_O$ . Stability or phase margin  $PM$  and  $f_{0dB}$  then defines the bandwidth  $f_{BW,1}$  of the oscillating block. Next,  $f_{BW,1}$ , worst-case load-dump  $\Delta i_O$ , input voltage  $V_{IN}$ , and the targeted output  $V_O$  constrain  $L_O$ . In the end, with  $C_O$  in hand, output-ripple requirement  $\Delta v_O$  sets the ripple current  $\Delta i_L$  and period  $T_{OSC}$  of the oscillator.

## III. CURRENT LOOP: HYSTERETIC OSCILLATOR

### A. Operation

Since the system regulates  $v_O$  and  $v_O$ 's ripple  $\Delta v_O$  is miniscule with respect to  $v_O$ ,  $v_O$  for the oscillator is practically constant at  $V_O$ . As such,  $i_L$  in Fig. 1 and the voltage  $i_L R_S$  that  $i_L$  generates across  $R_S$  rise linearly when switch  $S_E$  energizes  $L_O$  from  $V_{IN}$  to  $V_O$  with voltage  $V_E$  at  $V_{IN} - V_O$  at  $di_L/dt$  or  $V_E/L_O$ , as Fig. 2 shows. When  $i_L R_S$

surpasses  $CP_{OSC}$ 's upper threshold,  $CP_{OSC}$  trips and opens  $S_E$  and closes  $S_{DE}$ , which drains  $L_O$  to  $v_O$ . With a negative de-energizing voltage  $-V_{DE}$  at  $-V_O$  across  $L_O$ ,  $i_L$  and  $i_L R_S$  reverse direction at  $di_L^-/dt$  or  $-V_{DE}/L_O$  until  $i_L R_S$  reaches  $CP_{OSC}$ 's lower threshold. This way,  $i_L R_S$  rises and falls to traverse  $CP_{OSC}$ 's hysteresis  $V_H$  across energizing and de-energizing times  $T_E$  and  $T_{DE}$ , and together, across  $T_{OSC}$ , so

$$\Delta i_L = \frac{V_H}{R_S}, \quad (1)$$

$$T_E = \left( \frac{L_O}{V_E} \right) \Delta i_L \approx \left( \frac{L_O}{V_{IN} - V_O} \right) \left( \frac{V_H}{R_S} \right), \quad (2)$$

$$T_{DE} = \left( \frac{L_O}{V_{DE}} \right) \Delta i_L \approx \left( \frac{L_O}{V_O - 0} \right) \left( \frac{V_H}{R_S} \right), \quad (3)$$

$$f_{OSC} = \frac{1}{T_{OSC}} = \frac{1}{T_E + T_D}, \quad (4)$$

and

In short,  $\Delta i_L$  is constant and traverses across  $V_H/R_S$  every  $T_{OSC}$  period.




Fig. 2. Simulated steady-state waveforms of the hysteretic buck converter.

Since the load sinks  $i_{L(AVG)}$ ,  $i_L$ 's ripple  $\Delta i_L$  flows entirely into  $C_O$  to establish how much the output  $v_O$  ripples in steady state. The charge  $q_C$  that  $\Delta i_L$  sources and sinks across every half period  $0.5T_{OSC}$  is basically the area under  $\Delta i_L$  about  $i_{L(AVG)}$ . So, since  $\Delta i_L$  is a triangular waveform,  $C_O$ 's ripple  $\Delta v_O$  reduces to

$$\Delta v_O = \frac{q_C}{C_O} = \frac{(0.5)(0.5\Delta i_L)(0.5T_{OSC})}{C_O} = \frac{\Delta i_L T_{OSC}}{8C_O}. \quad (5)$$

### B. Gain and Bandwidth

To the overall system, the oscillator is simply a block that outputs and adjusts  $i_{L(AVG)}$  in response to a voltage  $v_{O,EA}$ . To see this, recall that  $CP_{OSC}$ 's hysteresis  $V_H$  is about its input  $v_{O,EA}$ . This means  $v_{O,EA}$  is the center voltage  $i_{L(AVG)}R_S$  about which  $i_L R_S$  oscillates. In other words, the block's low-frequency transconductance gain  $A_{G0}$  or  $i_{L(AVG)}/v_{O,EA}$  is:

$$A_{G0} \equiv \left. \frac{i_{L(AVG)}}{v_{O,EA}} \right|_{\text{Low frequency}} = \frac{1}{R_S}. \quad (6)$$

Since bandwidth essentially describes response time, the time  $t_R$  the oscillator requires to adjust  $i_{L(AVG)}$  to a new value is a measure of its bandwidth  $f_{BW,I}$ . In this light, since

variations in  $v_{O,EA}$ , as Fig. 3 shows at 0.5 and 2  $\mu s$ , shift  $CP_{OSC}$ 's thresholds,  $i_L$ 's rising and falling rates  $di_L^+/dt$  at  $V_E/L_O$  and  $di_L^-/dt$  at  $-V_{DE}/L_O$  determine  $t_R$ . Since the RC-equivalent bandwidth that corresponds to reaching 98% of  $i_L$ 's target is  $1/2\pi R_{EQ}C_{EQ}$  from  $i_L^*$  in Fig. 3 and

$$t_R \equiv R_{EQ}C_{EQ} \ln\left(\frac{1}{1-0.98}\right) = 4R_{EQ}C_{EQ} \equiv \frac{4}{2\pi f_{BW,I}}, \quad (7)$$

$1/2\pi R_{EQ}C_{EQ}$  is a linear equivalent that can model  $f_{BW,I}$ .




Fig. 3. Step response of inductor current  $i_L$  and its  $R_{EQ}C_{EQ}$  equivalent  $i_L^*$ .

Although  $i_L$  slews to 98% of its target and its linear counterpart  $i_L^*$  rises exponentially, both reach 98% at the same time. Since  $i_L^*$  slows as it nears its ultimate target and the actual does not, modeling  $i_L$  to 80% with  $i_L^*$  means  $i_L^*$  requires more time to reach its final value than  $i_L$ . This is a pessimistic expectation that results in an over-sized  $C_O$ . As simulations will later prove, modeling the response to 98% predicts the oscillator's bandwidth and response fairly well.

For  $i_{L(AVG)}$  to traverse across  $\Delta i_{L(AVG)}$ ,  $i_L$  must rise or fall by an equivalent amount. Since quasi-constant voltages  $V_E$  and  $V_{DE}$  energize and de-energize  $L_O$ ,  $i_L$  ramps at a constant rate  $di_L/dt$  according to  $L_O$ 's impressed voltage  $V_L$ . Since  $V_L$  is  $V_E$  when  $i_L$  rises and  $V_{DE}$  otherwise, the response time  $t_R$  for rising and falling load dumps is different:

$$t_R = \frac{\Delta i_{L(AVG)}}{di_L/dt} = \Delta i_{L(AVG)} \left( \frac{L_O}{V_L} \right) = \Delta i_o \left( \frac{L_O}{V_L} \right), \quad (8)$$

where  $i_{L(AVG)}$  flows to the load as  $i_o$ . Unfortunately, modeling  $f_{BW,I}$  with the longest  $t_R$  is overly pessimistic and with the shortest delay overly optimistic. Plus, a real response incorporates ringing that invokes both rising and falling slopes. Therefore, emulating the average of these delays with the previously defined 98% RC model balances the approximation and reduces  $V_L$  to  $0.5(V_E + V_{DE})$ ,  $f_{BW,I}$  to

$$f_{BW,I} = \left( \frac{4}{2\pi} \right) \left( \frac{1}{\Delta i_o} \right) \left( \frac{V_E + V_{DE}}{2L_O} \right), \quad (9)$$

and the oscillator's gain and response  $A_G$  to

$$A_G = \frac{A_{G0}}{1 + \frac{s}{2\pi f_{BW,I}}} = \frac{1}{R_S \left( 1 + \frac{s}{2\pi f_{BW,I}} \right)}. \quad (10)$$

Since  $i_L$  requires more time to reach its target with higher load dumps  $\Delta i_o$ ,  $f_{BW,I}$  is inversely proportional to  $\Delta i_o$ . This means the worst-case delay across the oscillator corresponds to the highest load dump. In other words, hysteretic current-mode converters are least stable when subjected to wider load dumps, when  $f_{BW,I}$  is lowest and closest to the systems unity-gain bandwidth  $f_{0dB}$ .

Incidentally,  $f_{BW,I}$ 's dependence on  $\Delta i_O$  is an indication that the hysteretic transconductor block is nonlinear.

#### IV. VOLTAGE LOOP

##### A. Operation

Amplifier  $A_V$  in Fig. 1 compares  $v_O$  to reference  $V_{REF}$  to generate an error voltage  $v_E$  in Fig. 4. When multiplied by  $A_V$  and the oscillator's  $A_G$ ,  $v_E$  produces and feeds  $i_{L(AVG)}$  to the load's  $C_O$  and  $R_O$ . So, with negative feedback, offsetting  $v_O$  from  $V_{REF}$  raises and amplifies  $v_E$  to oppose and reduce the offset between  $v_O$  and  $V_{REF}$  back to zero.




Fig. 4. Equivalent block diagram of the hysteretic buck dc-dc converter.

##### B. Stability

The loop is stable with  $45^\circ$  of phase margin when the loop gain  $A_{LG}$  reaches 0 dB and the unity-gain frequency  $f_{0dB}$  at 20 dB per decade, which can only happen after one pole. For this, the output pole  $p_O$  that  $R_O$  and  $C_O$  establish must be low enough to ensure  $A_{LG}$  reaches  $f_{0dB}$  before  $A_V$ 's and  $A_G$ 's respective bandwidths  $f_{BW,A}$  and  $f_{BW,I}$ :

$$A_{LG} \equiv \frac{v_O}{v_E} = A_V A_G \left( R_O \parallel \frac{1}{sC_O} \right) = \frac{A_V A_G R_O}{1 + sC_O R_O}. \quad (11)$$

Because  $A_{LG}$  falls linearly with frequency past  $p_O$ , the gain-bandwidth product that  $A_{LG0}$  and  $p_O$  establish is constant between  $p_O$  and  $f_{0dB}$  and equivalent to  $f_{0dB}$  at 0 dB:

$$f_{0dB} = A_{LG0} p_O = \left( \frac{A_V R_O}{R_S} \right) \left( \frac{1}{2\pi C_O R_O} \right) = \frac{A_V}{2\pi C_O R_S}. \quad (12)$$

$C_O$  must therefore be sufficiently high to ensure  $f_{0dB}$  is near or below the oscillator's  $f_{BW,I}$ . In feedback terms,  $A_{LG}$  must reach  $f_{0dB}$  with enough phase margin PM to maintain stable conditions. Since  $p_O$  is well below  $f_{0dB}$  and  $f_{BW,I}$  near or above  $f_{0dB}$ ,  $p_O$  lowers  $90^\circ$  of phase from the loop's  $180^\circ$  and  $f_{BW,I}$  another fraction of  $90^\circ$  to reduce PM to

$$PM = 90 - \tan^{-1} \left( \frac{f_{0dB}}{f_{BW,I}} \right). \quad (13)$$




Fig. 5. Phase margin across load dumps and output capacitance.

Since the oscillator's bandwidth  $f_{BW,I}$  changes with load dumps  $\Delta i_O$ , so does phase margin PM. With  $10 \mu\text{F}$  of output capacitance  $C_O$ , for example, PM for the design of Fig. 1 is roughly  $64^\circ$  when subjected to 50-mA load dumps and  $45^\circ$  under 100-mA dumps, as Fig. 5 shows. With 20

$\mu\text{F}$ , PM is  $76^\circ$  with 50 mA and  $45^\circ$  with 200 mA. In other words, the lowest allowable PM and the largest  $\Delta i_O$  ultimately dictate the lowest possible  $C_O$ .

#### V. DESIGN VALIDATION

The sample objective of the hysteretic buck converter of Fig. 1 is to generate a 0.4-mV ripple about 1 V that recovers from 100-mA load dumps within  $1.5 \mu\text{s}$  with  $45^\circ$  of phase margin. With  $45^\circ$ , the output should settle to its new steady-state value after two oscillating rings [14]. This is why the targeted output ripple is so low: to ensure the output resolution is sufficiently fine to discern the oscillating rings that result from an under-damped system.

##### A. Design Process

To supply 98% of the load dump  $\Delta i_O$  within  $1.5 \mu\text{s}$ , roughly four 424-kHz time constants must elapse, so  $f_{0dB}$  can be 500 kHz. With a 277-m $\Omega$  current-sense resistor  $R_S$  and a 20-dB amplifier  $A_V$ ,  $C_O$  should not exceed  $11.5 \mu\text{F}$ , so  $10 \mu\text{F}$  complies with  $f_{0dB}$ . And for  $45^\circ$  of phase margin, the oscillator block's bandwidth  $f_{BW,I}$  should be at  $f_{0dB}$  or 500 kHz and oscillating frequency  $f_{OSC}$  above that at, for example, 1 MHz.

With a 3.6-V input  $V_{IN}$  and a 1-V output  $V_O$ , energizing and de-energizing voltages  $V_E$  and  $V_{DE}$  are 2.6 and 1.0 V. With these,  $L_O$  should be less than 23  $\mu\text{H}$ , so 20  $\mu\text{H}$  satisfies  $f_{BW,I}$  and  $f_{OSC}$  under 100-mA load dumps. Therefore, to produce 0.5-mV of output ripple  $\Delta v_O$  at 1 MHz, the oscillator should output a 40-mA current ripple  $\Delta i_L$ .

##### B. Validation

Fig. 6b shows the simulated response of the designed system. The resulting current and voltage ripples  $\Delta i_L$  and  $\Delta v_O$  are, as expected, roughly 36 mA and 0.4 mV. Although not obvious at first, inductor current  $i_L$  undergoes two oscillating rings before it settles after 100-mA rising and falling load dumps. The second ring is basically an oversized current ripple  $\Delta i_L$  of 45 mA. This means the system has, as expected, about  $45^\circ$  of phase margin.

With less output capacitance  $C_O$ , as Fig. 6a demonstrates for  $5 \mu\text{F}$ ,  $i_L$  settles after four to five rings, which corresponds to less than  $45^\circ$  of phase margin. In contrast,  $17 \mu\text{F}$  produces no more than one ring, as Fig. 6c shows, so phase margin is higher at roughly  $60^\circ$  [14]. Note phase margin is worse for falling load dumps in Figs. 6a and 6c, when  $C_O$  is 5 and  $17 \mu\text{F}$ , than for rising load dumps. This is because  $L_O$ 's energizing voltage  $V_E$  at 2.6 V is higher than its de-energizing counterpart  $V_{DE}$  at 1.0 V, so  $i_L$  rises more quickly than it falls. In other words, the oscillator is faster when  $i_L$  climbs than when  $i_L$  drops.

With a higher load dump at 150 mA, the system recovers after three rings, as Fig. 6d illustrates. In other words, phase margin falls below  $45^\circ$  when  $\Delta i_O$  rises above its specified target. To maintain  $45^\circ$ ,  $C_O$  must therefore rise to  $15 \mu\text{F}$ , and for  $60^\circ$ , to  $26 \mu\text{F}$ , as Figs. 6e-f further show. Irrespective of the conditions, however, phase margin for rising load dumps is, as before, equal or better than for their

falling counterparts. Also, since current ripple  $\Delta i_L$  and oscillating frequency  $f_{OSC}$  are the same across these graphs, raising  $C_O$  lowers output voltage  $\Delta v_O$ .

## VI. CONCLUSIONS

This paper shows how to analyze and design stable hysteretic current-mode buck dc-dc converters for maximum speed. The underlying concept here is that the hysteretic inductor-current loop is a relaxation oscillator whose current ripples about an adjustable average that the voltage loop controls. The oscillator is therefore a transconductor block inside the voltage loop. Since inductor current rises and falls at different rates, the delay across the oscillating block changes with load dumps. However, mapping the delay to an RC-equivalent bandwidth that responds within the same time as the average of the delays simplifies and models the nonlinear system sufficiently well to predict phase margin. This way, engineers can design hysteretic converters for maximum speed with the lowest capacitance possible. This is important because hysteretic supplies respond within one switching cycle, several clock cycles faster than their pulse-width-modulated (PWM) counterparts. This means fast, stable, and tiny dc-dc converters can supply functionally diverse wireless microsystems whose components often engage on demand to produce vast load dumps.

## ACKNOWLEDGEMENT

The authors thank Linear Technology and Tony Bonte and Bryan Legates for supporting and sponsoring this research.

## REFERENCES

[1] N. Keskar and G.A. Rincon-Mora, "Designing an Accurate and Robust LC-Compliant Asynchronous  $\Sigma\Delta$  Boost DC-DC Converter,"

- IEEE Int. Symp. on Circuits and Systems*, pp. 549–552, May 2007.
- [2] L. Kisun, *et al.*, "A Hysteretic Control Method for Multiphase Voltage Regulator," *IEEE Trans. on Power Electronics*, vol. 24, no. 12, pp. 2726–2734, Dec. 2009.
- [3] P. Mattavelli, *et al.*, "Small-signal analysis of DC-DC converters with sliding mode control," *IEEE Trans. on Power Electronics*, vol. 12, no. 1, pp. 96–102, Jan 1997.
- [4] S.C. Tan, *et al.*, "General Design Issues of Sliding-Mode Controllers in DC-DC Converters," *IEEE Trans. on Industrial Electronics*, vol. 55, no. 3, pp. 1160–1174, Mar 2008.
- [5] P. Garces, *et al.*, "Simulation-Oriented Continuous Model of Hysteretic Controlled DC-to-DC Converters," *IEEE Int. Symp. on Industrial Electronics*, pp. 633–637, June 2007.
- [6] S.K. Mishra, *et al.*, "Dynamic Characterization of the Synthetic Ripple Modulator in a Tightly Regulated Distributed Power Application," *IEEE Trans. on Industrial Electronics*, vol. 56, no. 4, pp. 1164–1173, April 2009.
- [7] Y.F. Liu, *et al.*, "Large-signal modeling of hysteretic current-programmed converters," *IEEE Trans. on Power Electronics*, vol. 11, no. 3, pp. 423–430, May 1996.
- [8] J. Sun, "Small-signal modeling of variable-frequency pulse-width modulators," *IEEE Trans. on Aerospace and Electronic Systems*, vol. 38, no. 3, pp. 1104, Jul 2002.
- [9] C.C. Chuang, *et al.*, "A buck converter using accurate synthetic ripple hysteresis control scheme," *Int. Conference on Power Electronics and Drive Systems*, pp. 682–686, Dec. 2011.
- [10] R. Redl, "Small-signal high-frequency analysis of the free-running current-mode-controlled converter," *IEEE Power Electronics Specialists Conference*, pp. 897–906, Jun 1991.
- [11] J.H. Park and B.H. Ch, "Small signal modeling of hysteretic current mode control using the PWM switch model," *IEEE Workshops on Computers in Power Electronics*, pp. 225–230, July 2006.
- [12] M. Castilla, *et al.*, "Design of voltage-mode hysteretic controllers for synchronous buck converters supplying microprocessor loads," *IEE Proceedings Electric Power Applications*, vol. 152, no. 5, pp. 1171–1178, Sept. 2005.
- [13] G.A. Rincon-Mora, *Power IC Design*, Lulu, Raleigh, 2009.
- [14] P.E. Allen and D.R. Holberg, *CMOS Analog Circuit Design*, 2<sup>nd</sup> Edition, Oxford University Press, New York, 2002.




Fig. 6. Simulated load-dump responses of the hysteretic current-mode switched-inductor buck dc-dc converter designed.