# Switched Inductors: 

## Buifding Blocks

## By

Gabriel Alfonso Rincón-Mora

School of Electrical and Computer Engineering Georgia Institute of Technology

Rincon-Mora.gatech.edu

## Contents

Page
List of Figures ..... v
List of Abbreviations ..... vii

1. Current Sensors ..... 1
1.1. Series Resistance ..... 1
A. Sense Resistor ..... 1
B. MOS Resistance ..... 2
C. Inductor Resistance ..... 3
1.2. Sense Transistor ..... 7
A. Sense FET ..... 7
B. Looped Sense FET ..... 9
1.3. Design Notes ..... 10
2. Voltage Sensors ..... 11
2.1. Voltage Divider ..... 11
2.2. Phase-Saving Voltage Divider ..... 13
2.3. Voltage-Dividing Error Amplifier ..... 14
3. Digital Blocks ..... 16
3.1. Push-Pull Logic ..... 16
A. Inverter ..... 16
B. NOR Gate ..... 18
C. NAND Gate ..... 19
D. Design Notes ..... 19
3.2. SR Flip Flops ..... 20
3.3. Gate Driver ..... 21
A. Minimum Delay ..... 22
B. Gate-Charge Power ..... 24
C. Shoot-Through Power ..... 25
D. Design Notes ..... 27
3.4. Dead-Time Logic ..... 28
4. Comparator Blocks ..... 30
4.1. Comparators ..... 30
4.2. Hysteretic Comparators ..... 30
4.3. Summing Comparators ..... 31
5. Timing Blocks ..... 32
5.1. Clocked Sawtooth Generator ..... 32
5.2. Sawtooth Oscillator ..... 34
5.3. One-Shot Oscillator ..... 36
6. Switch Blocks ..... 37
6.1. Class-A Inverters ..... 37
6.2. Supply-Sensing Comparators ..... 39
A. Low Side ..... 39
B. High Side ..... 39
C. Offset ..... 40
D. Design Notes ..... 41
6.3. Zero-Current Detectors ..... 42
6.4. Ring Suppressor ..... 42
6.5. Switched Diodes ..... 44
A. Low Side ..... 44
B. High Side ..... 45
6.6. Starter ..... 45
A. Shutdown ..... 45
B. Startup ..... 47
7. Summary ..... 47

## Switched Inductors: Building Blocks

Switched-inductor (SL) power supplies draw and deliver power. They are regulators when feedback controllers switch them so their outputs follow a target. Voltage regulators regulate voltage, battery chargers and lightemitting diode (LED) drivers regulate current, battery-charging voltage regulators regulate both, and energy harvesters regulate power.

Good power supplies are efficient and accurate. Efficient supplies lose a small fraction of the power they draw. And accurate supplies deliver the rest with a voltage or current that is very close to a target. Supplying power with a preset voltage or current like this is a form of power conditioning.

Power conditioning requires several actions. Some of these are analog in nature, others are digital, and those in between are mixed-mode. The building blocks that power supplies use reflect this diversity.

## 1. Current Sensors

### 1.1. Series Resistance

## A. Sense Resistor

Inserting a series resistor $\mathrm{R}_{\mathrm{S}}$ into the conduction path is one way of sensing current. $\mathrm{R}_{\mathrm{S}}$ in Fig. 1 can be in series with the switched inductor $\mathrm{L}_{\mathrm{X}}$, the output $\mathrm{v}_{\mathrm{O}}$, or the load $\mathrm{Z}_{\mathrm{LD}}$. In all cases, the current-feedback translation $\beta_{\mathrm{IFB}}$ that senses $\mathrm{vo}_{\mathrm{o}}$ soutput current $\mathrm{i}_{\mathrm{o}}$ or $\mathrm{L}_{\mathrm{x}}$ 's inductor current $\mathrm{i}_{\mathrm{L}}$ is $\mathrm{R}_{\mathrm{S}}$ :

$$
\begin{equation*}
\beta_{\mathrm{IFB}} \equiv \frac{\mathrm{v}_{\mathrm{IFB}}}{\mathrm{i}_{\mathrm{L} O}}=\frac{\mathrm{i}_{\mathrm{LO}} \mathrm{R}_{\mathrm{S}}}{\mathrm{i}_{\mathrm{L} O}}=\mathrm{R}_{\mathrm{S}} . \tag{1}
\end{equation*}
$$




Fig. 1. Sense resistor.
average $v_{S W}$ 's and extract $R_{L}$ 's dc voltage. A tuned bypass filter can extract $\mathrm{R}_{\mathrm{L}}$ 's dc and ac voltages, but with a $\mathrm{V}_{\text {IFB }}$ that swings with one of the $\mathrm{V}_{\mathrm{Sw}}$ 's. This is not a problem for bucks and boosts because they only have one $\mathrm{v}_{\mathrm{sw}}$, which the filter can average. This filter can also amplify $\mathrm{R}_{\mathrm{L}}$ 's ac voltage, but only after $L_{X}$ overcomes $R_{L}$ and $C_{F}$ shorts.
$\mathrm{R}_{\mathrm{S}}, \mathrm{R}_{\mathrm{DS}}$, and $\mathrm{R}_{\mathrm{L}}$ all vary with temperature and fabrication runs. Sense FETs are less sensitive because they track the switches they sense. But since they are much smaller, mismatches offset their outputs. Their translations are also nonlinear. A feedback loop can fix this, but by slowing the response. Although not always, basic sense FETs often offer more favorable tradeoffs than looped FETs and series resistances. Table I summarizes some of these points.

Table I. Current Feedback Translations

|  | Series Resistances |  |  |  |  | Sense FETs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Rs | R ${ }_{\text {ds }}$ | Filtered $\mathbf{R}_{\mathbf{L}}$ |  |  | Basic | Looped |
|  |  |  | Low Pass | Tuned | Untuned |  |  |
| Input | 10/L | io/L(E/D) | $\mathrm{i}_{\text {L(DC) }}$ | $\mathrm{i}_{\mathrm{L}}$ | $\mathrm{i}_{\mathrm{L}(\mathrm{DC} / \mathrm{AC})}$ | $\mathrm{i}_{\mathrm{O} / \mathrm{L}(\mathrm{E} / \mathrm{D})}$ |  |
| Gain | $\mathrm{R}_{\mathrm{S}}$ | $\mathrm{R}_{\text {DS }}$ | $\mathrm{R}_{\mathrm{L}}$ | $\mathrm{R}_{\mathrm{L}}$ | $\frac{L_{X}}{\mathrm{R}_{\mathrm{F}} \mathrm{C}_{\mathrm{F}}}$ | $\frac{\mathrm{R}_{\text {IFB }}}{\mathrm{A}_{\mathrm{I}}}$ |  |
| Power | $\mathrm{P}_{\mathrm{R}}+\mathrm{P}_{\mathrm{Q}}$ | $\mathrm{P}_{\mathrm{Q}}$ | $\mathrm{P}_{\mathrm{Q}}$ | $\mathrm{P}_{\mathrm{Q}}$ | $\mathrm{P}_{\mathrm{Q}}$ | $\mathrm{P}_{\mathrm{Q}}$ |  |
| Sensitivity | $\mathrm{T}_{\mathrm{J}} \&$ Fabrication Runs $R_{L} \propto f_{O}$ |  |  |  |  | Mismatch |  |
|  |  |  |  |  |  | Nonlinear | Linear |

## 2. Voltage Sensors

### 2.1. Voltage Divider

$\mathrm{v}_{\mathrm{O}}$ is typically over the bandgap voltage $\mathrm{V}_{\mathrm{BG}}$ or sub- $\mathrm{V}_{\mathrm{BG}}$ that sets the reference voltage $\mathrm{v}_{\mathrm{R}}$. So in most cases, the feedback translation $\beta_{\mathrm{FB}}$ attenuates $\mathrm{v}_{\mathrm{O}}$ to the feedback voltage $\mathrm{V}_{\mathrm{FB}}$ that the error amp $\mathrm{A}_{\mathrm{E}}$ compares to $\mathrm{v}_{\mathrm{R}}$. This is why $\mathrm{v}_{\mathrm{R}}$ is normally 1.2 V or lower and $\beta_{\mathrm{FB}}$ is a fraction.

$$
\begin{equation*}
\Delta \mathrm{PM}=\tan ^{-1} \frac{\mathrm{f}_{\mathrm{OdB}}}{\mathrm{Z}_{\mathrm{FB}}}-\tan ^{-1} \frac{\mathrm{f}_{\mathrm{OdB}}}{\mathrm{p}_{\mathrm{FB}}} . \tag{22}
\end{equation*}
$$

Example 5: Determine $\mathrm{C}_{\mathrm{F}}$ and $\Delta \mathrm{PM}$ for Example 4 when $\mathrm{f}_{0 \mathrm{~dB}}$ is 100 kHz .

## Solution:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{FB} 1}=168 \mathrm{k} \Omega \text { and } \mathrm{R}_{\mathrm{FB} 2}=232 \mathrm{k} \Omega \text { from Example } 4 \\
& \mathrm{Z}_{\mathrm{FB}}=\frac{1}{2 \pi \mathrm{R}_{\mathrm{FB} 1} \mathrm{C}_{\mathrm{F}}}=\frac{1}{2 \pi(168 \mathrm{k}) \mathrm{C}_{\mathrm{F}}}=\frac{950 \mathrm{n}}{\mathrm{C}_{\mathrm{F}}} \\
& \mathrm{p}_{\mathrm{FB}}=\frac{1}{2 \pi\left(\mathrm{R}_{\mathrm{FB} 1} \| \mathrm{R}_{\mathrm{FB} 2}\right) \mathrm{C}_{\mathrm{F}}}=\frac{1}{2 \pi(168 \mathrm{k} \| 232 \mathrm{k}) \mathrm{C}_{\mathrm{F}}}=\frac{1.6 \mu}{\mathrm{C}_{\mathrm{F}}} \\
& \frac{\mathrm{p}_{\mathrm{FB}}}{\mathrm{f}_{\mathrm{OdB}}}=\frac{1.6 \mu}{(100 \mathrm{k}) \mathrm{C}_{\mathrm{F}}} \equiv \frac{\mathrm{f}_{\mathrm{OdB}}}{\mathrm{Z}_{\mathrm{FB}}}=\frac{(100 \mathrm{k}) \mathrm{C}_{\mathrm{F}}}{950 \mathrm{n}} \\
& \begin{aligned}
\therefore \quad \mathrm{C}_{\mathrm{F}} & =12 \mathrm{pF} \rightarrow \quad \mathrm{Z}_{\mathrm{FB}}=79 \mathrm{kHz} \text { and } \mathrm{p}_{\mathrm{FB}}=130 \mathrm{kHz} \\
\Delta \mathrm{PM} & =\tan ^{-1} \frac{\mathrm{f}_{0 \mathrm{~dB}}}{\mathrm{Z}_{\mathrm{FB}}}-\tan ^{-1} \frac{\mathrm{f}_{0 \mathrm{~dB}}}{\mathrm{p}_{\mathrm{FB}}} \\
& =\tan ^{-1} \frac{100 \mathrm{k}}{79 \mathrm{k}}-\tan ^{-1} \frac{100 \mathrm{k}}{130 \mathrm{k}}=14^{\circ}
\end{aligned}
\end{aligned}
$$

### 2.3. Voltage-Dividing Error Amplifier

When the feedback loop includes $\mathrm{A}_{\mathrm{E}}$, integrating $\beta_{\mathrm{FB}}$ into $\mathrm{A}_{\mathrm{E}}$ 's stabilizer can save power, components, and area. The voltage-dividing error amplifier in Fig. 11, for example, integrates the voltage divider into the feedback network of an inverting op amp. $\mathrm{R}_{\mathrm{FB} 1}$ and $\mathrm{R}_{\mathrm{FB} 2}$ translate vo to $\mathrm{V}_{\mathrm{FB}}$ and $A_{V}, Z_{F 1}$, and $Z_{F 2}$ with $R_{F B 1}$ set $A_{E}$ 's gain and stabilizing response.
$Z_{F 1}$ and $Z_{F 2}$ are typically capacitors $C_{F 1}$ and $C_{F 2}$ with, on occasion, series resistors $\mathrm{R}_{\mathrm{F} 1}$ and $\mathrm{R}_{\mathrm{F} 2}$. This way, $\mathrm{Z}_{\mathrm{F} 1}$ and $\mathrm{Z}_{\mathrm{F} 2}$ open at low frequency. So $\beta_{\mathrm{FB}}$ translates $\mathrm{v}_{\mathrm{O}}$ to $\mathrm{v}_{\mathrm{FB}}$ with $\mathrm{R}_{\mathrm{FB} 1}$ and $\mathrm{R}_{\mathrm{FB} 2}$ and $\mathrm{A}_{\mathrm{E}}$ 's low-frequency gain $\mathrm{A}_{\mathrm{E} 0}$ amplifies $\mathrm{v}_{\mathrm{R}}$ and $\mathrm{v}_{\mathrm{FB}}$ 's error with $\mathrm{A}_{\mathrm{V} 0}$.
self-loading $\left(k_{\text {SL }}\right)$ is negligible. $N\left(1+f_{o}\right) /(1+3.6)$ when $f_{o}$ is 3.6 nears a more optimal $\mathrm{N}_{0}$ because $\mathrm{k}_{\mathrm{SL}}$ is more realistic near one.


Fig. 19. Optimal gate-driver setting for minimum delay.
$\mathrm{M}_{\mathrm{N}}$ in $\mathrm{K}_{1}$ pulls $\mathrm{v}_{\mathrm{O}}$ low when $\mathrm{i}_{\mathrm{N}}$ overcomes $\mathrm{i}_{\mathrm{P}}$, after $\mathrm{v}_{\mathrm{GS}}$ reaches $\mathrm{v}_{\mathrm{T}}$. As $\mathrm{v}_{\mathrm{GS}}$ rises over $\mathrm{v}_{\mathrm{T}}$ and $\mathrm{v}_{\mathrm{O} 1}$ falls across $\Delta \mathrm{v}_{\mathrm{O}}$ (MAX), $\mathrm{M}_{\mathrm{N}}$ enters and remains in triode. $\mathrm{M}_{\mathrm{P}}$ is similarly in triode as $\mathrm{V}_{S G}$ climbs over $\mathrm{v}_{\mathrm{T}}$ and $v_{O}$ rises. When strengths match, $\mathrm{R}_{\mathrm{D} 1}$ is roughly $\mathrm{M}_{\mathrm{N}}$ 's triode resistance when $\mathrm{v}_{\mathrm{GS}}$ nears $\mathrm{v}_{\mathrm{T}}$ :

$$
\begin{equation*}
\left.\mathrm{R}_{\mathrm{D} 1} \approx \mathrm{R}_{\mathrm{N} 1}\right|_{\mathrm{v}_{\mathrm{DS}}<\mathrm{v}_{\mathrm{DS}(S A T)}} ^{\mathrm{v}_{\mathrm{GS}}>\mathrm{V}_{\mathrm{TN} 0}} \approx \frac{\mathrm{~L}_{\mathrm{N} 1}-2 \mathrm{~L}_{\mathrm{OL}}}{\mathrm{~W}_{\mathrm{N} 1} \mathrm{~K}_{\mathrm{N}}^{\prime}\left(\mathrm{v}_{\mathrm{T}}-\mathrm{V}_{\mathrm{TN} 0}\right)} \tag{33}
\end{equation*}
$$

where $\mathrm{L}_{\mathrm{OL}}$ is overlap length. $\mathrm{C}_{\mathrm{GI}}$ is roughly the channel capacitance $\mathrm{C}_{\mathrm{CH}}$ that W's and L's set across the oxide capacitance Cox" (per unit area):

$$
\begin{equation*}
\mathrm{C}_{\mathrm{GI}} \approx \mathrm{C}_{\mathrm{CH} 1}=\mathrm{C}_{\mathrm{CHN} 1}+\mathrm{C}_{\mathrm{CHP} 1} \approx\left(\mathrm{~W}_{\mathrm{N} 1} \mathrm{~L}_{\mathrm{N} 1}+\mathrm{W}_{\mathrm{P} 1} \mathrm{~L}_{\mathrm{P} 1}\right) \mathrm{C}_{\mathrm{OX}}{ }^{\prime \prime} . \tag{34}
\end{equation*}
$$

Example 7: Determine N and $\mathrm{t}_{\mathrm{p}}$ with the inverter from Example 6 when $\mathrm{L}_{\mathrm{MIN}}$ is $250 \mathrm{~nm}, \mathrm{~L}_{\mathrm{OL}}$ is $30 \mathrm{~nm}, \mathrm{C}_{\mathrm{Ox}}{ }^{\prime \prime}$ is $6.9 \mathrm{fF} / \mu^{2}$, and the load is a $100-\mathrm{mm}$ wide, $250-\mathrm{nm}$ long NFET.

## Solution:

$\mathrm{W}_{\mathrm{N} 1}=3 \mu \mathrm{~m}$ and $\mathrm{W}_{\mathrm{P} 1}=6.7 \mathrm{~W}_{\mathrm{N} 1}=20 \mu \mathrm{~m}$ from Example 6
$\mathrm{L}_{\mathrm{N} 1} \equiv \mathrm{~L}_{\mathrm{P} 1} \equiv \mathrm{~L}_{\mathrm{MIN}}=250 \mathrm{~nm}$
$\mathrm{C}_{\mathrm{GI}}=\mathrm{C}_{\mathrm{GN}}+\mathrm{C}_{\mathrm{GP}}=\mathrm{C}_{\mathrm{GN}}+6.7 \mathrm{C}_{\mathrm{GN}}=7.7 \mathrm{C}_{\mathrm{GN}}$
$\mathrm{F}_{\mathrm{O}}=\frac{\mathrm{C}_{\mathrm{GO}}}{\mathrm{C}_{\mathrm{GI}}}=\frac{\mathrm{W}_{\mathrm{GO}}}{7.7 \mathrm{~W}_{\mathrm{GN}}}=\frac{100 \mathrm{~m}}{7.7(3 \mu)}=4.4 \mathrm{k}$
$\mathrm{F}_{\mathrm{O}}=\mathrm{f}_{\mathrm{o}}^{\mathrm{N}_{0}} \equiv 3.6^{\mathrm{N}_{0}}=4.4 \mathrm{k} \quad \therefore \quad \mathrm{N} \geq \mathrm{N}_{0}=6.6 \rightarrow \mathrm{~N} \equiv 7$ Stages
same time. Consider gate command $\mathrm{v}_{\mathrm{G}}$ and gate voltages $\mathrm{v}_{\mathrm{G}}$ and $\mathrm{v}_{\mathrm{GX}}$ in Fig. 21, for example. $\mathrm{v}_{\mathrm{G}}$ rises a $\mathrm{t}_{\mathrm{DT}}$ after adjacent $\mathrm{v}_{\mathrm{GX}}$ falls, even when $\mathrm{v}_{\mathrm{G}}{ }^{\prime}$ commands a high before $\mathrm{v}_{\mathrm{GX}}$ falls.


Fig. 21. Dead-time response.
$t_{\text {Dt }}$ only applies to closing events, when burning unnecessary power is possible. Opening switches is inherently safe because it stops current flow. This is why $\mathrm{v}_{\mathrm{G}}$ falls with $\mathrm{vg}_{\mathrm{G}}$ without delay in Fig. 21.
$t_{\text {DT }}$ should delay turn-on commands only when adjacent commands are high, when shorting events are possible. Whenever safe, reducing delays helps the system respond and recover more quickly. This is why $\mathrm{v}_{\mathrm{G}}$ in Fig. 21 rises with $\mathrm{v}_{\mathrm{G}}$ ' without delay the second time $\mathrm{v}_{\mathrm{G}}{ }^{\prime}$ transitions high.

To assert these states, dead-time circuits should sense, delay, and compare neighboring commands with $\mathrm{VG}^{\prime}$. R's and C's in Fig. 22, for example, sense and delay neighboring $\mathrm{vg}^{\prime}$ 's. And NOR and NAND gates compare these delayed signals with $\mathrm{V}_{\mathrm{G}}$ ' to determine $\mathrm{v}_{\mathrm{G}}$. R's and C's or inverter chains can sense and delay neighboring $\mathrm{vg}_{\mathrm{G}} \mathrm{s}$.



Fig. 22. Active-high and -low dead-time circuits.
The NOR gate outputs an active-high command when $\mathrm{v}_{\mathrm{G}}{ }^{\prime}$ is high after neighboring $\mathrm{v}_{\mathrm{G}}$ 's fall. The NAND gate outputs an active-low command

$$
\begin{aligned}
& \mathrm{v}_{\mathrm{S}(\mathrm{HI})}=\mathrm{v}_{\mathrm{T}}+\left(\frac{\mathrm{I}_{\mathrm{S}}}{\mathrm{C}_{\mathrm{S}}}\right) \mathrm{t}_{\mathrm{P}}^{+}=\mathrm{v}_{\mathrm{T}}+\left(\frac{1.7 \mu}{5 \mathrm{p}}\right)(100 \mathrm{n}) \equiv 300 \mathrm{mV} \\
& \therefore \quad \mathrm{v}_{\mathrm{T}}=270 \mathrm{mV}
\end{aligned}
$$

### 5.3. One-Shot Oscillator

One-shot oscillators are pulse generators. But more specifically, they are interruptible relaxation oscillators. They pulse once when pulsed and pulse continuously when kept enabled.

Like ring oscillators, they usually close inverting feedback loops that internal components delay. In the case of Fig. 29, $\mathrm{CP}_{\mathrm{R}}$, the flip flop, and $\mathrm{M}_{\mathrm{R}}$ close the loop and $\mathrm{I}_{\mathrm{S}}$ and $\mathrm{C}_{\mathrm{S}}$ delay it. vo pulses each time $\mathrm{v}_{\mathrm{I}}$ pulse-sets the flip flop and oscillates between states when $\mathrm{v}_{\mathrm{I}}$ stays high.


Fig. 29. One-shot oscillator.
Raising $\mathrm{v}_{\mathrm{I}}$ sets $\mathrm{v}_{\mathrm{o}}$ and opens $\mathrm{M}_{\mathrm{R}}$ to start a pulse. Is charges $\mathrm{C}_{\mathrm{S}}$ across the pulse until $\mathrm{M}_{\mathrm{R}}$ resets vs. The pulse width $\mathrm{t}_{\mathrm{PW}}$ is the time $\mathrm{C}_{\mathrm{s}}, \mathrm{CP}_{\mathrm{R}}$, and the reset-dominant flip flop need to ramp $\mathrm{v}_{\mathrm{S}}$ to $\mathrm{v}_{\mathrm{T}}$, trip, and reset:

$$
\begin{equation*}
\mathrm{t}_{\mathrm{PW}}=\left(\frac{\mathrm{C}_{\mathrm{S}}}{\mathrm{I}_{\mathrm{S}}}\right)\left(\mathrm{v}_{\mathrm{S}(\mathrm{HI)}}-\mathrm{v}_{\mathrm{S}(\mathrm{LO})}\right)=\left(\frac{\mathrm{C}_{\mathrm{S}}}{\mathrm{I}_{\mathrm{S}}}\right)\left(\mathrm{v}_{\mathrm{T}}-\mathrm{v}_{\mathrm{S}(\mathrm{LO})}\right)+\mathrm{t}_{\mathrm{P}}^{+}+\mathrm{t}_{\mathrm{SR}}^{+} . \tag{48}
\end{equation*}
$$

So across this $t_{P w}$, $I_{S}$ charges $C_{S}$ over $\mathrm{v}_{\mathrm{T}}$ across $\mathrm{t}_{\mathrm{P}}{ }^{+}$and $\mathrm{tsR}{ }^{+}$:

$$
\begin{equation*}
\mathrm{v}_{\mathrm{S}(\mathrm{HI})}=\mathrm{v}_{\mathrm{T}}+\left(\frac{\mathrm{I}_{\mathrm{S}}}{\mathrm{C}_{\mathrm{S}}}\right)\left(\mathrm{t}_{\mathrm{P}}^{+}+\mathrm{t}_{\mathrm{SR}}^{+}\right) . \tag{49}
\end{equation*}
$$

Keeping $\mathrm{v}_{\mathrm{I}}$ high sets another pulse when the reset command $\mathrm{v}_{\mathrm{R}}$ falls. This happens after $\mathrm{v}_{\mathrm{s}}$ falls below $\mathrm{v}_{\mathrm{T}}$. The time between pulses $\mathrm{t}_{\mathrm{OFF}}$ is the


Fig. 34. Ring suppressor.
As $\mathrm{R}_{\mathrm{L}}$ dampens oscillations, $\mathrm{v}_{\text {SWI }}$ and $\mathrm{v}_{\text {SWO }}$ approach one another until $\mathrm{v}_{\mathrm{L}}$ is zero. Since bucks and boosts exclude input or output switches, $\mathrm{v}_{\mathrm{SW}}$ approaches $\mathrm{v}_{\mathrm{O}}$ in bucks and $\mathrm{v}_{\mathrm{IN}}$ in boosts. The $\mathrm{C}_{\mathrm{SW}}$ that sets the LC time constant $\tau_{\mathrm{LC}}$ in buck-boosts is the series combination of Cswi and Cswo.

These oscillations can last several cycles. This is unfortunate because the electromagnetic interference (EMI) $\mathrm{i}_{\mathrm{L}}$ generates can alter the feedback action that sets $v_{O}$ or $i_{O}$. The purpose of $\mathrm{M}_{\mathrm{RL} / \mathrm{H}}$ is to suppress this "ringing".

The ring suppressor is a resistor that the ZCD invokes when $\mathrm{L}_{\mathrm{X}}$ enters DCM. This $R_{R}$ should burn $E_{L C}$ before $L_{X}$ receives it. Since $C_{S W}$ and $L_{X}$ exchange $\mathrm{E}_{\mathrm{LC}}$ every quarter $L C$ period $\mathrm{t}_{\mathrm{LC}}, \mathrm{t}_{\mathrm{RC}}$ should be less than $25 \% \mathrm{t}_{\mathrm{LC}}$ :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{S}}=\mathrm{t}_{\mathrm{RC}} \approx 2.3 \tau_{\mathrm{RC}}=2.3 \mathrm{R}_{\mathrm{R}} \mathrm{C}_{\mathrm{SW}}<\frac{\mathrm{t}_{\mathrm{LC}}}{4}=\frac{2 \pi \tau_{\mathrm{LC}}}{4}=\frac{2 \pi / 4}{\sqrt{\mathrm{~L}_{\mathrm{X}} \mathrm{C}_{\mathrm{SW}}}} \tag{54}
\end{equation*}
$$

where suppression time $\mathrm{t}_{\mathrm{s}}$ is roughly the $\mathrm{t}_{\mathrm{RC}}$ needed to collapse $90 \%$ of $\mathrm{v}_{\mathrm{L}}$.
Low- and high-side switches can realize this $\mathrm{R}_{\mathrm{R}}$. A PFET $\mathrm{M}_{\mathrm{RH}}$ may be sufficient when $v_{O}$ is high and an NFET M $\mathrm{M}_{\text {RL }}$ when $\mathrm{v}_{\text {IN }}$ exceeds vo and vo is low. Both may be necessary when $\mathrm{v}_{\mathrm{IN}}$ is not much greater than a low $\mathrm{v}_{\mathrm{O}}$. Regardless, these FETs are often mostly in triode when they collapse $\mathrm{v}_{\mathrm{L}}$.

Example 16: Determine $W_{R}$ when $v_{O}$ for a buck is $1.8 \mathrm{~V}, \mathrm{~L}_{\mathrm{X}}$ is $10 \mu \mathrm{H}, \mathrm{C}_{\mathrm{SW}}$ is $5 \mathrm{pF}, \mathrm{W}_{\mathrm{MIN}}$ is $3 \mu \mathrm{~m}, \mathrm{~L}_{\mathrm{R}}$ is $250 \mathrm{~nm}, \mathrm{LoL}_{\mathrm{L}}$ is $30 \mathrm{~nm}, \mathrm{~K}_{\mathrm{P}}$ is 40 $\mu \mathrm{A} / \mathrm{V}^{2}$, and $\mathrm{V}_{\text {TP0 }}$ is -700 mV .

## Solution:

$$
\mathrm{L}_{\mathrm{CH}}=\mathrm{L}_{\mathrm{R}}-2 \mathrm{~L}_{\mathrm{OL}}=250 \mathrm{n}-2(30 \mathrm{n})=190 \mathrm{~nm}
$$

efficient than adding resistance. This resistance, however, varies widely with temperature and fabrication runs. Sense transistors often offer more favorable tradeoffs in this respect. Their weakness is mismatch.

Voltage dividers sense and translate voltages well because resistors usually match well. Paralleling a capacitor across the top resistor is an easy way of inserting a phase-saving zero-pole pair. Combining the voltage divider with the stabilizing error amplifier is also possible.

Amplifiers and comparators compare analog inputs and output a digital output that indicates which is higher. Comparators are basically amplifiers without stabilizing features. Adding flip flops or positive feedback establishes hysteresis. And paralleling transconductors adds inputs so the output trips with the polarity of their sum.

Constant-time loops rely on timing blocks to operate. Capacitors are essential here. In sawtooth generators, current into a capacitor ramps a voltage that a flip flop resets. Sawtooth and one-shot oscillators ramp a voltage that a comparator resets. And a flip flop in the one shot can interrupt the oscillations to pulse once or any number of times.

Digital blocks control switching events. SR flip flops use digital gates and positive feedback to decouple on-off commands. Inverter chains with increasingly larger stages drive large power switches. And dead-time logic keeps adjacent power switches from shorting their inputs.

Switch blocks help manage switching events. Supply-sensing comparators are useful in this respect. They help zero-current detectors invoke DCM operation and switched diodes behave like ideal diodes. They can also trigger the ring suppressor, which subdues DCM oscillations.

The starter is also important. It keeps initial shutdown conditions from spiking $i_{L}$. Current and duty-cycle limiters are useful guardrails during

