INTEGRATED LOW RIPPLE, HIGH FREQUENCY POWER EFFICIENT HYSTERETIC CONTROLLER FOR DC-DC CONVERTERS

Inventor: Gabriel A. Rincon-Mora, Allen, TX (US)

Assignee: Texas Instruments Incorporated, Dallas, TX (US)

Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

This patent is subject to a terminal disclaimer.

Appl. No.: 09/883,780
Filed: Jun. 18, 2001

Prior Publication Data

Related U.S. Application Data
Provisional application No. 60/214,102, filed on Jun. 26, 2000.

Int. Cl.7 ................................. G05F 1/40
U.S. Cl. .................................. 323/282
Field of Search .......................... 323/280, 282, 323/284, 351

References Cited
U.S. PATENT DOCUMENTS

* cited by examiner

Primary Examiner—Adolf D. Berhane
Attorney, Agent, or Firm—J. Dennis Moore; W. James Brady, III; Frederick J. Telecky, Jr.

ABSTRACT
The present invention relates to a method of improving power efficiency in a converter circuit at low load currents. The method comprises the steps of monitoring a load current of the converter circuit and adjusting a natural frequency of the converter circuit based on the load current. Such an adjustment of the natural frequency results in a reduction in switching losses at low load currents, thereby improving the power efficiency associated therewith. The present invention also relates to a circuit for improving a power efficiency in a dc—dc converter. The circuit comprises a converter circuit and a comparator circuit coupled to an input of the converter circuit. The dc—dc converter also comprises a feedback circuit coupled between an input and an output of the comparator circuit; the feedback circuit is operable to alter a trip frequency of the comparator circuit as a function of a load current at an output of the converter circuit, thereby decreasing switching losses at low load currents and improving the power efficiency associated therewith.

30 Claims, 6 Drawing Sheets