INTEGRATED LOW RIPPLE, HIGH FREQUENCY HYSTERETIC CONTROLLER FOR DC-DC CONVERTERS

Inventor: Gabriel A. Rincon-Mora, Allen, TX (US)

Assignee: Texas Instruments Incorporated, Dallas, TX (US)

Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Appl. No.: 09/750,427
Filed: Dec. 28, 2000

Related U.S. Application Data
Provisional application No. 60/204,319, filed on May 15, 2000.

Int. Cl. 7 ................................. G05F 1/40; G05F 1/613
U.S. Cl. ................................. 323/282, 323/222
Field of Search .......................... 323/282, 284, 323/285, 286, 287, 222; 363/21.01, 17, 16, 97, 89

References Cited
U.S. PATENT DOCUMENTS

* cited by examiner

Primary Examiner—Rajnikant B. Patel

ABSTRACT

The present invention relates to a hysteretic dc-dc converter circuit comprising a buck converter circuit having an output which forms an output of the converter circuit and a hysteretic comparator circuit having an output coupled to an input of the buck converter circuit and a first input coupled to the output of the converter circuit. The converter circuit also comprises a feedback circuit coupled between the output and a second input of the hysteretic comparator circuit. The feedback circuit generates a feedback ramp signal which is a function of an output of the hysteretic comparator circuit and which is out of phase with respect to the output of the converter circuit. The output feedback circuit coupled with the ramp signal feedback provide for an increased hysteretic comparator trip frequency, thus increasing a natural frequency of the converter circuit without requiring an alteration of the hysteretic window. The present invention also relates to a method of increasing a natural frequency of a hysteretic dc-dc converter circuit. The method comprises using operation of a buck converter circuit and feeding back an output signal of the buck converter circuit to a comparator circuit. The method also comprises generating a feedback ramp signal which is out of phase with the output signal, feeding back the generated feedback ramp signal to the comparator circuit, and generating a comparator output signal based on the output signal and the generated feedback ramp signal. Such feedback results in an increase in a trip frequency of the comparator and thus increases a natural frequency of the converter circuit.

8 Claims, 6 Drawing Sheets