

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 0 928 056 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
23.08.2000 Bulletin 2000/34

(51) Int Cl.7: **H02M 3/10, H02M 3/156**

(43) Date of publication A2:
07.07.1999 Bulletin 1999/27

(21) Application number: **98309930.0**

(22) Date of filing: **04.12.1998**

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: **30.12.1997 US 70057 P**

(71) Applicant: **TEXAS INSTRUMENTS INCORPORATED Dallas Texas 75265 (US)**

(72) Inventor: **Rincon-Mora, Gabriel Alfonso, Dr. Allen, Texas 75002 (US)**

(74) Representative: **Harris, Ian Richard et al D. Young & Co., 21 New Fetter Lane London EC4A 1DA (GB)**

(54) Voltage loss compensation for dc-dc converters

(57) A DC-DC converter (100) having an input node receiving an input voltage V_{IN} and an output that provides power to a load circuit. A pulse width modulation (PWM) unit (201) is coupled to chop V_{IN} into a square wave under control of a V_{DRIVE} signal. An output stage (207) converts the chopped V_{IN} to an output voltage V_{OUT} coupled to an output node (203). A parasitic im-

pedance is coupled between the output node (203) and the load circuit as a result of resistance in the circuit board wiring and I/O pins. A reference voltage generator provides a voltage V_{REF} while an offset voltage generator provides a compensation voltage representing a voltage drop across the parasitic impedance (V_{LDR}). A comparator unit receives V_{OUT} , V_{REF} , and V_{LDR} and is coupled to the PWM unit to provide the V_{DRIVE} signal.




FIG. 2

